datasheet
EEWORLDEEWORLDEEWORLD
Datasheet
Part Number

Keyword

Search
Keyword

Part Number

Search
Datasheet> All Categories > logic> logic> N74F161AD
PDF
Preview

N74F161AD

Description
Binary Counter, F/FAST Series, Synchronous, Positive Edge Triggered, 4-Bit, Up Direction, TTL, PDSO16, PLASTIC, SO-16
Categorylogic    logic   
File Size194KB，18 Pages
ManufacturerRochester Electronics
Websitehttps://www.rocelec.com/
Download Datasheet Parametric Compare View All

N74F161AD Online Shopping

Suppliers Part Number Price MOQ In stock  
N74F161AD - - View Buy Now

N74F161AD Overview

Binary Counter, F/FAST Series, Synchronous, Positive Edge Triggered, 4-Bit, Up Direction, TTL, PDSO16, PLASTIC, SO-16

N74F161AD Parametric

Parameter NameAttribute value
MakerRochester Electronics
package instructionSOP,
Reach Compliance Codeunknown
Other featuresTCO OUTPUT
Counting directionUP
seriesF/FAST
JESD-30 codeR-PDSO-G16
length9.9 mm
Load/preset inputYES
Logic integrated circuit typeBINARY COUNTER
Operating modeSYNCHRONOUS
Number of digits4
Number of functions1
Number of terminals16
Maximum operating temperature70 °C
Minimum operating temperature
Package body materialPLASTIC/EPOXY
encapsulated codeSOP
Package shapeRECTANGULAR
Package formSMALL OUTLINE
propagation delay (tpd)11 ns
Maximum seat height1.75 mm
Maximum supply voltage (Vsup)5.5 V
Minimum supply voltage (Vsup)4.5 V
Nominal supply voltage (Vsup)5 V
surface mountYES
technologyTTL
Temperature levelCOMMERCIAL
Terminal formGULL WING
Terminal pitch1.27 mm
Terminal locationDUAL
Trigger typePOSITIVE EDGE
width3.9 mm
minfmax90 MHz

N74F161AD Preview

INTEGRATED CIRCUITS
74F161A, 74F163A
4-bit binary counter
Product specification
Supersedes data of 1996 Jan 29
IC15 Data Handbook
2000 Jun 30
Philips
Semiconductors
Philips Semiconductors
Product specification
4-bit binary counters
74F161A, 74F163A
FEATURES
•
Synchronous counting and loading
•
Two count enable inputs for n-bit cascading
•
Positive edge-triggered clock
•
Asynchronous Master Reset (74F161A)
•
Synchronous Reset (74F163A)
•
High speed synchronous expansion
•
Typical count rate of 130MHz
•
Industrial range (–40°C to +85°C) available
DESCRIPTION
4-bit binary counters feature an internal carry look-ahead and can be
used for high-speed counting. Synchronous operation is provided by
having all flip-flops clocked simultaneously on the positive-going
edge of the clock. The clock input is buffered.
The outputs of the counters may be preset to High or Low level. A
Low level at the Parallel Enable (PE) input disables the counting
action and causes the data at the D0–D3 inputs to be loaded into
the counter on the positive-going edge of the clock (provided that
the setup and hold requirements for PE are met). Preset takes place
regardless of the levels at Count Enable (CEP, CET) inputs.
A Low level at the Master Reset (MR) input sets all the four outputs
of the flip-flops (Q0 – Q3) in 74F161A to Low levels, regardless of
the levels at CP, PE, CET and CEP inputs (thus providing an
asynchronous clear function). For the 74F163A, the clear function is
synchronous. A Low level at the Synchronous Reset (SR) input sets
all four outputs of the flip-flops (Q0 – Q3) to Low levels after the next
positive-going transition on the clock (CP) input (provided that the
setup and hold time requirements for SR are met). This action
occurs regardless of the levels at PE, CET, and CEP inputs. The
synchronous reset feature enables the designer to modify the
maximum count with only one external NAND gate (see Figure 1).
The carry look-ahead simplifies serial cascading of the counters.
Both Count Enable (CEP and CET) inputs must be High to count.
The CET input is fed forward to enable the TC output. The TC
output thus enabled will produce a High output pulse of a duration
approximately equal to the High level output of Q0. This pulse can
be used to enable the next cascaded stage (see Figure 2). The TC
output is subjected to decoding spikes due to internal race
conditions. Therefore, it is not recommended for use as clock or
asynchronous reset for flip-flops, registers, or counters.
TYPE
74F161A
74F163A
TYPICAL
f
MAX
130MHz
TYPICAL SUPPLY CURRENT
(TOTAL)
46mA
ORDERING INFORMATION
ORDER CODE
DESCRIPTION
16-pin plastic DIP
16-pin plastic SO
COMMERCIAL RANGE
V
CC
= 5V
±10%,
T
amb
= 0°C to +70°C
N74F161AN, N74F163AN
N74F161AD, N74F163AD
INDUSTRIAL RANGE
V
CC
= 5V
±10%,
T
amb
= –40°C to +85°C
I74F161AN, I74F163AN
I74F161AD, I74F163AD
DRAWING
NUMBER
SOT38-4
SOT109-1
INPUT AND OUTPUT LOADING AND FAN-OUT TABLE
PINS
D0 – D3
CEP
CET
CP
PE
MR
SR
TC
Q0 – Q3
DESCRIPTION
Data inputs
Count Enable Parallel input
Count Enable Trickle input
Clock input (active rising edge)
Parallel Enable input (active Low)
Asynchronous Master Reset input
(active Low) for 74F161A
Synchronous Reset input
(active Low) for 74F163A
Terminal count output
Flip-flop outputs
74F (U.L.) HIGH/LOW
1.0/1.0
1.0/1.0
1.0/2.0
1.0/1.0
1.0/2.0
1.0/1.0
1.0/1.0
50/33
50/33
LOAD VALUE HIGH/LOW
20µA/0.6mA
20µA/0.6mA
20µA/1.2mA
20µA/0.6mA
20µA/1.2mA
20µA/0.6mA
20µA/0.6mA
1.0mA/20mA
1.0mA/20mA
NOTE:
One (1.0) FAST unit load is defined as: 20µA in the High state and 0.6mA in the Low state.
2000 Jun 30
2
853–0347 24024
Philips Semiconductors
Product specification
4-bit binary counters
74F161A, 74F163A
74F161A PIN CONFIGURATION
MR
CP
D0
D1
D2
D3
CEP
GND
1
2
3
4
5
6
7
8
16
15
14
13
12
11
10
9
V
CC
TC
Q0
Q1
Q2
Q3
CET
PE
74F163A PIN CONFIGURATION
SR
CP
D0
D1
D2
D3
CEP
GND
1
2
3
4
5
6
7
8
16
15
14
13
12
11
10
9
V
CC
TC
Q0
Q1
Q2
Q3
CET
PE
SF00656
SF00657
74F161A LOGIC SYMBOL
3
4
5
6
74F163A LOGIC SYMBOL
3
4
5
6
9
7
10
2
1
PE
CEP
CET
CP
MR
D0
D1
D2
D3
9
7
TC
15
10
2
PE
CEP
CET
CP
SR
D0
D1
D2
D3
TC
15
Q0
Q1
Q2
Q3
1
Q0
Q1
Q2
Q3
V
CC
= Pin 16
GND = Pin 8
14
13
12
11
V
CC
= Pin 16
GND = Pin 8
14
13
12
11
SF00658
SF00659
74F161A LOGIC SYMBOL (IEEE/IEC)
1
9
7
10
2
R
M1
G3
G4
C2 /1,3,4+
CTR DIV 16
74F163A LOGIC SYMBOL (IEEE/IEC)
1
9
7
10
2
2R
M1
G3
G4
C2 /1,3,4+
CTR DIV 16
3
4
5
6
1,2 D
14
13
12
11
15
3
4
5
6
1,2 D
14
13
12
11
15
4 CT=15
4 CT=15
SF00660
SF00661
2000 Jun 30
3
Philips Semiconductors
Product specification
4-bit binary counters
74F161A, 74F163A
STATE DIAGRAM
APPLICATIONS
+V
CC
0
1
2
3
4
D0 D1
D2 D3
PE
15
5
CEP
CET
14
6
CLOCK
CP
SR
74F163A
TC
Q0 Q1 Q2 Q3
13
7
12
11
10
9
8
SF00665
Figure 1. Maximum count modifying scheme
Terminal count = 6
SF00664
H H = Enable count
or
L L = Disable count
PE
CEP
CET
CP
D0 D1 D2 D3
PE
CEP
CET
CP
D0 D1 D2 D3
PE
CEP
CET
CP
D0 D1 D2 D3
PE
CEP
CET
CP
D0 D1 D2 D3
PE
CEP
CET
CP
D0 D1 D2 D3
74F163A
TC
74F163A
TC
74F163A
TC
74F163A
TC
74F163A
TC
SR Q0 Q1 Q2 Q3
SR Q0 Q1 Q2 Q3
SR Q0 Q1 Q2 Q3
SR Q0 Q1 Q2 Q3
SR Q0 Q1 Q2 Q3
CP
SF00666
Figure 2. Synchronous multistage counting scheme
74F161A MODE SELECT – FUNCTION TABLE
INPUTS
MR
L
H
H
H
H
H
CP
X
↑
↑
↑
X
X
CEP
X
X
X
h
l
X
CET
X
X
X
h
X
l
PE
X
l
l
h
h
h
Dn
X
l
h
X
X
X
OUTPUTS
OPERATING MODE
Qn
L
L
H
count
q
n
q
n
TC
L
L
(1)
(1)
(1)
L
Reset (clear)
Parallel load
Count
Hold (do nothing)
2000 Jun 30
4
Philips Semiconductors
Product specification
4-bit binary counters
74F161A, 74F163A
74F163A MODE SELECT – FUNCTION TABLE
INPUTS
SR
l
h
h
h
h
h
H
h
L
l
q
n
X
↑
(1)
(2)
=
=
=
=
=
=
=
=
=
CP
↑
↑
↑
↑
X
X
CEP
X
X
X
h
l
X
CET
X
X
X
h
X
l
PE
X
l
l
h
h
h
Dn
X
l
h
X
X
X
OUTPUTS
Qn
L
L
H
count
q
n
q
n
TC
L
L
(2)
(2)
(2)
L
OPERATING MODE
Reset (clear)
Parallel load
Count
Hold (do nothing)
High voltage level
High voltage level one setup prior to the Low-to-High clock transition
Low voltage level
Low voltage level one setup prior to the Low-to-High clock transition
Lower case letters indicate the state of the referenced output prior to the Low-to-High clock transition
Don’t care
Low-to-High clock transition
The TC output is High when CET is High and the counter is at Terminal Count (HHHH for 74F161A)
The TC output is High when CET is High and the counter is at Terminal Count (HHHH for 74F163A)
74F161A LOGIC DIAGRAM
CP
MR
2
1
PE
CET
CEP
D0
9
10
7
3
D R Q
CP
Q
14
Q0
D1
4
D R Q
CP
Q
13
Q1
D2
5
D R Q
CP
Q
12
Q2
D3
6
D R Q
CP
Q
11
Q3
15
V
CC
= Pin 16
GND = Pin 8
TC
SF00662
2000 Jun 30
5
More (Only the first 5 pages are displayed. Please Download Datasheet to view the full content.) >

N74F161AD Related Products

N74F161AD I74F161AN I74F161AD-T I74F161AD I74F163AN N74F161AN N74F161AD-T
Description Binary Counter, F/FAST Series, Synchronous, Positive Edge Triggered, 4-Bit, Up Direction, TTL, PDSO16, PLASTIC, SO-16 Binary Counter, F/FAST Series, Synchronous, Positive Edge Triggered, 4-Bit, Up Direction, TTL, PDIP16, PLASTIC, DIP-16 Binary Counter, F/FAST Series, Synchronous, Positive Edge Triggered, 4-Bit, Up Direction, TTL, PDSO16, PLASTIC, SO-16 Binary Counter, F/FAST Series, Synchronous, Positive Edge Triggered, 4-Bit, Up Direction, TTL, PDSO16, PLASTIC, SO-16 Binary Counter, F/FAST Series, Synchronous, Positive Edge Triggered, 4-Bit, Up Direction, TTL, PDIP16, PLASTIC, DIP-16 Binary Counter, F/FAST Series, Synchronous, Positive Edge Triggered, 4-Bit, Up Direction, TTL, PDIP16, PLASTIC, DIP-16 Binary Counter, F/FAST Series, Synchronous, Positive Edge Triggered, 4-Bit, Up Direction, TTL, PDSO16, PLASTIC, SO-16
Maker Rochester Electronics Rochester Electronics Rochester Electronics Rochester Electronics Rochester Electronics Rochester Electronics Rochester Electronics
package instruction SOP, DIP, SOP, SOP, DIP, DIP, SOP,
Reach Compliance Code unknown unknown unknown unknown unknown unknown unknown
Counting direction UP UP UP UP UP UP UP
series F/FAST F/FAST F/FAST F/FAST F/FAST F/FAST F/FAST
JESD-30 code R-PDSO-G16 R-PDIP-T16 R-PDSO-G16 R-PDSO-G16 R-PDIP-T16 R-PDIP-T16 R-PDSO-G16
length 9.9 mm 19.025 mm 9.9 mm 9.9 mm 19.025 mm 19.025 mm 9.9 mm
Load/preset input YES YES YES YES YES YES YES
Logic integrated circuit type BINARY COUNTER BINARY COUNTER BINARY COUNTER BINARY COUNTER BINARY COUNTER BINARY COUNTER BINARY COUNTER
Operating mode SYNCHRONOUS SYNCHRONOUS SYNCHRONOUS SYNCHRONOUS SYNCHRONOUS SYNCHRONOUS SYNCHRONOUS
Number of digits 4 4 4 4 4 4 4
Number of functions 1 1 1 1 1 1 1
Number of terminals 16 16 16 16 16 16 16
Maximum operating temperature 70 °C 85 °C 85 °C 85 °C 85 °C 70 °C 70 °C
Minimum operating temperature - -40 °C -40 °C -40 °C -40 °C - -
Package body material PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY
encapsulated code SOP DIP SOP SOP DIP DIP SOP
Package shape RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR
Package form SMALL OUTLINE IN-LINE SMALL OUTLINE SMALL OUTLINE IN-LINE IN-LINE SMALL OUTLINE
propagation delay (tpd) 11 ns 11 ns 11 ns 11 ns 11 ns 11 ns 11 ns
Maximum seat height 1.75 mm 4.2 mm 1.75 mm 1.75 mm 4.2 mm 4.2 mm 1.75 mm
Maximum supply voltage (Vsup) 5.5 V 5.5 V 5.5 V 5.5 V 5.5 V 5.5 V 5.5 V
Minimum supply voltage (Vsup) 4.5 V 4.5 V 4.5 V 4.5 V 4.5 V 4.5 V 4.5 V
Nominal supply voltage (Vsup) 5 V 5 V 5 V 5 V 5 V 5 V 5 V
surface mount YES NO YES YES NO NO YES
technology TTL TTL TTL TTL TTL TTL TTL
Temperature level COMMERCIAL INDUSTRIAL INDUSTRIAL INDUSTRIAL INDUSTRIAL COMMERCIAL COMMERCIAL
Terminal form GULL WING THROUGH-HOLE GULL WING GULL WING THROUGH-HOLE THROUGH-HOLE GULL WING
Terminal pitch 1.27 mm 2.54 mm 1.27 mm 1.27 mm 2.54 mm 2.54 mm 1.27 mm
Terminal location DUAL DUAL DUAL DUAL DUAL DUAL DUAL
Trigger type POSITIVE EDGE POSITIVE EDGE POSITIVE EDGE POSITIVE EDGE POSITIVE EDGE POSITIVE EDGE POSITIVE EDGE
width 3.9 mm 7.62 mm 3.9 mm 3.9 mm 7.62 mm 7.62 mm 3.9 mm
minfmax 90 MHz 75 MHz 75 MHz 75 MHz 75 MHz 90 MHz 90 MHz

Recommended Resources

A circuit that allows electrical appliance B to operate only after electrical appliance A operates.

Travel switch controls forward and reverse starting circuit

Three-terminal integrated regulated power supply circuit

high voltage power supply

Electronic mouse trap circuit

Driver circuit with gate-off clamp circuit

I want to set an IO before the machine goes into standby mode and clear it after the machine goes into standby mode. How can I do this?
I want to set an IO before the machine goes into standby mode and clear it after the machine goes into standby mode. How can I do this?...
zhaoheping Embedded System
FPGA implementation of voltage meter
Using TLC on the FPGA Experimenter Box549AThe A/D conversion chip performs A/D conversion on the voltage input by the potentiometer and displays it on the digital tube. It is required to be written in...
万象封印 FPGA/CPLD
STC8 MCU Problem
Does the STC8H3K64S4 microcontroller have no EEPROM? The EEPROM is marked with IAP...
tangwei8802429 51mcu
How to configure the local component database in Capture CIS
[i=s]This post was last edited by ohahaha on 2016-1-29 09:42[/i] How to configure a local component database in Capture CIS Author: lam007 Every engineer needs to generate a BOM after making a schemat...
ohahaha PCB Design
Has anyone done STM32 DMA serial port receiving data?
DMA initialization program: #include "dma.h" u16 DMA1_MEM_LEN;//Save the length of each DMA data transfer //DMA1 channel configuration//The transmission form here is fixed, which needs to be modified ...
703359503 stm32/stm8
[Award Ceremony] BeagleBone Black Design Competition Finalists!
[color=#ff0000][font=微软雅黑][size=4]>>[/size][/font][/color][font=微软雅黑][size=4][url=https://www.eeworld.com.cn/huodong/2014BB_Black_competition/][color=#ff0000]BeagleBone Black Development Board DIY Cre...
maylove DSP and ARM Processors
Shortcut:   L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components

  1. ASM2P20807A-20-DR
  2. CC134Z-A3B345-35.000L
  3. PLR375CS-214
  4. 802-019-CB8Z16-7PA-48
  5. P1505K1291PGTC
  6. PHCR25126193FCB
  7. 714-168-17L-LST-S
  8. RCA12069M76FKEB
  9. ZMM55-C36CT/R7
  10. A3961PT-L1194
  11. C3963M-TP
  12. S7D4.096000A20F30T

Popular Articles

  1. Vehicle architecture for intelligent assisted driving and intelligent driving
  2. Jingsheng Electromechanical: Failed to complete semiconductor equipment contract worth 644 million yuan
  3. Nondestructive testing of pear hardness based on acoustic vibration response method using power amplifier
  4. Ferrari's new patent: new smart helmet
  5. Huawei brings AR-HUD to Munich International Motor Show
  6. How to use a multimeter? Learn all about it in one article
  7. IIC bare metal and linux communication, bare metal series - S3C2440IIC communication
  8. How to measure peak voltage with Tektronix oscilloscope?
  9. How to view the pure vision autonomous driving solution
  10. Design of AT89C52 microcontroller to light up the digital tube

Technical ResourceMore

  1. Parameters of more than 3,000 commonly used transistors and field effect tubes
  2. Application of IR215X in electronic ballast for fluorescent lamp
  3. Design of low phase noise and low spurious frequency source based on HMC830
  4. Shielding Power Supply to Improve Precision Using isoPower Devices
  5. LVDS Application Manual
  6. Application of self-made MSP430 simulation tool
  7. Application of FX909 in wireless high-speed MODEM
  8. Design of wireless short-distance pager
  9. Greek network electronic magazine editing system.
  10. Design of precise positioning system for micro-motion array deployment

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

About Us Customer Service Contact Information Datasheet Sitemap LatestNews
Index Files: 1576  2652  1747  1097  1681  32  54  36  23  34 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号