EEWORLDEEWORLDEEWORLD

Part Number

Search

UPD44322362GF-C50Y

Description
Cache SRAM, 1MX36, 3.1ns, CMOS, PQFP100, 14 X 20 MM, PLASTIC, LQFP-100
Categorystorage    storage   
File Size727KB,40 Pages
ManufacturerNEC Electronics
Download Datasheet Parametric View All

UPD44322362GF-C50Y Overview

Cache SRAM, 1MX36, 3.1ns, CMOS, PQFP100, 14 X 20 MM, PLASTIC, LQFP-100

UPD44322362GF-C50Y Parametric

Parameter NameAttribute value
Is it lead-free?Contains lead
Is it Rohs certified?incompatible
MakerNEC Electronics
Parts packaging codeQFP
package instructionLQFP,
Contacts100
Reach Compliance Codecompliant
ECCN code3A991.B.2.A
Maximum access time3.1 ns
Other featuresPIPELINED ARCHITECTURE
JESD-30 codeR-PQFP-G100
JESD-609 codee0
length20 mm
memory density37748736 bit
Memory IC TypeCACHE SRAM
memory width36
Number of functions1
Number of terminals100
word count1048576 words
character code1000000
Operating modeSYNCHRONOUS
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
organize1MX36
Package body materialPLASTIC/EPOXY
encapsulated codeLQFP
Package shapeRECTANGULAR
Package formFLATPACK, LOW PROFILE
Parallel/SerialPARALLEL
Peak Reflow Temperature (Celsius)NOT SPECIFIED
Certification statusNot Qualified
Maximum seat height1.7 mm
Maximum supply voltage (Vsup)2.625 V
Minimum supply voltage (Vsup)2.375 V
Nominal supply voltage (Vsup)2.5 V
surface mountYES
technologyCMOS
Temperature levelINDUSTRIAL
Terminal surfaceTIN LEAD
Terminal formGULL WING
Terminal pitch0.65 mm
Terminal locationQUAD
Maximum time at peak reflow temperatureNOT SPECIFIED
width14 mm
PRELIMINARY DATA SHEET
MOS INTEGRATED CIRCUIT
µ
PD44322182, 44322322, 44322362
32M-BIT CMOS SYNCHRONOUS FAST SRAM
PIPELINED OPERATION
SINGLE CYCLE DESELECT
Description
The
µ
PD44322182 is a 2,097,152-word by 18-bit,
µ
PD44322322 is a 1,048,576-word by 32-bit and the
µ
PD44322362 is
a 1,048,576-word by 36-bit synchronous static RAM fabricated with advanced CMOS technology using Full-CMOS six-
transistor memory cell.
The
µ
PD44322182,
µ
PD44322322 and
µ
PD44322362 integrates unique synchronous peripheral circuitry, 2-bit burst
counter and output buffer as well as SRAM core. All input registers are controlled by a positive edge of the single clock
input (CLK).
The
µ
PD44322182,
µ
PD44322322 and
µ
PD44322362 are suitable for applications which require synchronous operation,
high speed, low voltage, high density and wide bit configuration, such as buffer memory.
ZZ has to be set LOW at the normal operation. When ZZ is set HIGH, the SRAM enters Power Down State (“Sleep”). In
the “Sleep” state, the SRAM internal state is preserved. When ZZ is set LOW again, the SRAM resumes normal operation.
The
µ
PD44322182,
µ
PD44322322 and
µ
PD44322362 are packaged in 100-pin PLASTIC LQFP with a 1.4 mm package
thickness or 165-pin PLASTIC FBGA for high density and low capacitive loading.
Features
3.3 V or 2.5 V core supply
Synchronous operation
Operating temperature : T
A
= 0 to 70 °C (-A44, -A50, -A60, -C50, -C60)
T
A
= –40 to +85 °C (-A44Y, -A50Y, -A60Y, -C50Y, -C60Y)
Internally self-timed write control
Burst read / write : Interleaved burst and linear burst sequence
Fully registered inputs and outputs for pipelined operation
Single-Cycle deselect timing
All registers triggered off positive clock edge
3.3 V or 2.5 V LVTTL Compatible : All inputs and outputs
Fast clock access time : 2.8 ns (225 MHz), 3.1 ns (200 MHz), 3.5 ns (167 MHz)
Asynchronous output enable : /G
Burst sequence selectable : MODE
Sleep mode : ZZ (ZZ = Open or Low : Normal operation)
Separate byte write enable : /BW1 to /BW4, /BWE (
µ
PD44322322,
µ
PD44322362)
/BW1, /BW2, /BWE (
µ
PD44322182)
Global write enable : /GW
Three chip enables for easy depth expansion
Common I/O using three state outputs
The information in this document is subject to change without notice. Before using this document, please
confirm that this is the latest version.
Not all products and/or types are available in every country. Please check with NEC Electronics sales
representative for availability and additional information.
Document No. M16355EJ1V0DS00 (1st edition)
Date Published December 2002 NS CP(K)
Printed in Japan
The mark
shows major revised points.
2002
How to modify 256M RAM on 6410
0x80000000, 0x50000000, 128 ; 128 MB DRAM DCD 0x80000000, 0x50000000, 256 ; 128 MB DRAM 3 Mempara_ddr.inc ; DMC1_MEM_CFG EQU ((1<<30)+(0<<21)+(0<<18)+(2<<15)+(0<<14)+(0<<13)+(0<<7)+(0<<6)+(2<<3)+(2<<0...
DSZ Embedded System
EEWORLD University ---- 2021_Digikey KOL Series: Application of New Intelligent Exposure Algorithm in Face Recognition
This year, DIGIKEY once again teamed up with well-known moderators to bring us the latest technical videos. This series of videos will be released in two parts. I hope that interested netizens will pa...
hi5 Training Edition
【USB Type-C Series】Read the blog and try the USB Type-C interface for the first time
USB Type-C technology has been a hot topic recently, and EEWorld has hosted several rounds of Type-C activities. Among them, the reprinted Texas Instruments Online Technology Community blog post [url=...
qiushenghua Analogue and Mixed Signal
About TIMERA interruption
TIMERA has two interrupts, TIMERA0 and TIMERA1, but the interrupt sources are different. For example , 2231 has two sets of configurable capture/compare control registers CCR0 and CCR1.Responded inter...
TrueElement Microcontroller MCU
Differences between 74HC and 74LS series latches
When I used it before, I never thought about it and used it casually. I have always been confused. The 74HC series is a high-speed CMOS. The advantage is that the transmission delay time is shortened ...
major888 Embedded System
Help
May I ask: Which expert has the program of controlling AD chip with Verilog? If you have any, please send it to my mailbox. Thank you very much. xinwang85@sina.com...
liudingli Embedded System

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1904  1492  928  1583  98  39  31  19  32  2 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号