EEWORLDEEWORLDEEWORLD

Part Number

Search

IDT74ALVCHR162601PF

Description
Registered Bus Transceiver, ALVC/VCX/A Series, 1-Func, 18-Bit, True Output, CMOS, PDSO56, 0.40 MM PITCH, TVSOP-56
Categorylogic    logic   
File Size133KB,7 Pages
ManufacturerIDT (Integrated Device Technology)
Download Datasheet Parametric Compare View All

IDT74ALVCHR162601PF Overview

Registered Bus Transceiver, ALVC/VCX/A Series, 1-Func, 18-Bit, True Output, CMOS, PDSO56, 0.40 MM PITCH, TVSOP-56

IDT74ALVCHR162601PF Parametric

Parameter NameAttribute value
Is it Rohs certified?incompatible
MakerIDT (Integrated Device Technology)
Parts packaging codeSSOP
package instructionTSSOP, TSSOP56,.25,16
Contacts56
Reach Compliance Codenot_compliant
Other featuresWITH INDEPENDENT OUTPUT ENABLE FOR EACH DIRECTION
Control typeINDEPENDENT CONTROL
Counting directionBIDIRECTIONAL
seriesALVC/VCX/A
JESD-30 codeR-PDSO-G56
JESD-609 codee0
length11.3 mm
Logic integrated circuit typeREGISTERED BUS TRANSCEIVER
MaximumI(ol)0.012 A
Humidity sensitivity level1
Number of digits18
Number of functions1
Number of ports2
Number of terminals56
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Output characteristics3-STATE WITH SERIES RESISTOR
Output polarityTRUE
Package body materialPLASTIC/EPOXY
encapsulated codeTSSOP
Encapsulate equivalent codeTSSOP56,.25,16
Package shapeRECTANGULAR
Package formSMALL OUTLINE, THIN PROFILE, SHRINK PITCH
power supply3.3 V
Prop。Delay @ Nom-Sup4.4 ns
propagation delay (tpd)6.3 ns
Certification statusNot Qualified
Maximum seat height1.2 mm
Maximum supply voltage (Vsup)3.6 V
Minimum supply voltage (Vsup)2.3 V
Nominal supply voltage (Vsup)3.3 V
surface mountYES
technologyCMOS
Temperature levelINDUSTRIAL
Terminal surfaceTin/Lead (Sn85Pb15)
Terminal formGULL WING
Terminal pitch0.4 mm
Terminal locationDUAL
translateN/A
Trigger typePOSITIVE EDGE
width4.4 mm
IDT74ALVCHR162601
3.3V CMOS 18-BIT UNIVERSAL BUS TRANSCEIVER
EXTENDED COMMERCIAL TEMPERATURE RANGE
3.3V CMOS 18-BIT
IDT74ALVCHR162601
UNIVERSAL BUS
TRANSCEIVER WITH 3-STATE
OUTPUTS AND BUS-HOLD
FEATURES:
0.5 MICRON CMOS Technology
Typical t
SK(0)
(Output Skew) < 250ps
ESD > 2000V per MIL-STD-883, Method 3015;
> 200V using machine model (C = 200pF, R = 0)
– 0.635mm pitch SSOP, 0.50mm pitch TSSOP,
and 0.40mm pitch TVSOP packages
– Extended commercial range of – 40°C to + 85°C
– V
CC
= 3.3V ± 0.3V, Normal Range
– V
CC
= 2.7V to 3.6V, Extended Range
– V
CC
= 2.5V ± 0.2V
– CMOS power levels (0.4µ W typ. static)
– Rail-to-Rail output swing for increased noise margin
Drive Features for ALVCHR162601:
– Balanced Output Drivers: ±12mA
– Low switching noise
CMOS technology. The transceiver combines D-type latches and D-type
flip-flops to allow data flow in transparent, latched, and clocked modes.
Data flow in each direction is controlled by output-enable (OEAB and
OEBA),
latch-enable (LEAB and LEBA), and clock (CLKAB and CLKBA)
inputs. The clock can be controlled by the clock-enable (CLKENAB and
CLKENBA)
inputs. For A-to-B data flow, the device operates in the
transparent mode when LEAB is high. When LEAB is low, the A data is
latched if CLKAB is held at a high or low logic level. If LEAB is low, the data
is stored in the latch/flip-flop on the low-to-high transition of CLKAB. Output
enable
OEAB
is active low. When
OEAB
is low, the outputs are active. When
OEAB
is high, the outputs are in the high-impedance state.
Data flow for B to A is similar to that of A to B but uses
OEBA,
LEBA, CLKBA
and
CLKENBA.
The ALVCHR162601 has series resistors in the device output structure
which will significantly reduce line noise when used with light loads. This
driver has been designed to drive
±
12mA at the designated threshold
levels.
The ALVCHR162601 has “bus-hold” which retains the inputs’ last state
whenever the input goes to a high impedance. This prevents floating inputs
and eliminates the need for pull-up/down resistors.
APPLICATIONS:
• 3.3V High Speed Systems
• 3.3V and lower voltage computing systems
DESCRIPTION:
This 18-bit universal bus transceiver is built using advanced dual metal
Functional Block Diagram
OEAB
CLKENAB
1
56
CLKAB
LEAB
LEBA
CLKBA
CLKENBA
OEBA
55
2
28
30
29
27
CE
A
1
3
1D
C1
CLK
54
B
1
CE
1D
C1
CLK
TO 17 OTHER CHANNELS
EXTENDED COMMERCIAL TEMPERATURE RANGE
1
c
1999 Integrated Device Technology, Inc.
MARCH 1999
DSC-4491/1

IDT74ALVCHR162601PF Related Products

IDT74ALVCHR162601PF IDT74ALVCHR162601PA IDT74ALVCHR162601PV
Description Registered Bus Transceiver, ALVC/VCX/A Series, 1-Func, 18-Bit, True Output, CMOS, PDSO56, 0.40 MM PITCH, TVSOP-56 Registered Bus Transceiver, ALVC/VCX/A Series, 1-Func, 18-Bit, True Output, CMOS, PDSO56, 0.50 MM PITCH, TSSOP-56 Registered Bus Transceiver, ALVC/VCX/A Series, 1-Func, 18-Bit, True Output, CMOS, PDSO56, 0.635 MM PITCH, SSOP-56
Is it Rohs certified? incompatible incompatible incompatible
Parts packaging code SSOP TSSOP SSOP
package instruction TSSOP, TSSOP56,.25,16 TSSOP, TSSOP56,.3,20 SSOP, SSOP56,.4
Contacts 56 56 56
Reach Compliance Code not_compliant not_compliant not_compliant
Other features WITH INDEPENDENT OUTPUT ENABLE FOR EACH DIRECTION WITH INDEPENDENT OUTPUT ENABLE FOR EACH DIRECTION WITH INDEPENDENT OUTPUT ENABLE FOR EACH DIRECTION
Control type INDEPENDENT CONTROL INDEPENDENT CONTROL INDEPENDENT CONTROL
Counting direction BIDIRECTIONAL BIDIRECTIONAL BIDIRECTIONAL
series ALVC/VCX/A ALVC/VCX/A ALVC/VCX/A
JESD-30 code R-PDSO-G56 R-PDSO-G56 R-PDSO-G56
JESD-609 code e0 e0 e0
length 11.3 mm 14 mm 18.415 mm
Logic integrated circuit type REGISTERED BUS TRANSCEIVER REGISTERED BUS TRANSCEIVER REGISTERED BUS TRANSCEIVER
MaximumI(ol) 0.012 A 0.012 A 0.012 A
Humidity sensitivity level 1 1 1
Number of digits 18 18 18
Number of functions 1 1 1
Number of ports 2 2 2
Number of terminals 56 56 56
Maximum operating temperature 85 °C 85 °C 85 °C
Minimum operating temperature -40 °C -40 °C -40 °C
Output characteristics 3-STATE WITH SERIES RESISTOR 3-STATE WITH SERIES RESISTOR 3-STATE WITH SERIES RESISTOR
Output polarity TRUE TRUE TRUE
Package body material PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY
encapsulated code TSSOP TSSOP SSOP
Encapsulate equivalent code TSSOP56,.25,16 TSSOP56,.3,20 SSOP56,.4
Package shape RECTANGULAR RECTANGULAR RECTANGULAR
Package form SMALL OUTLINE, THIN PROFILE, SHRINK PITCH SMALL OUTLINE, THIN PROFILE, SHRINK PITCH SMALL OUTLINE, SHRINK PITCH
power supply 3.3 V 3.3 V 3.3 V
Prop。Delay @ Nom-Sup 4.4 ns 4.4 ns 4.4 ns
propagation delay (tpd) 6.3 ns 6.3 ns 6.3 ns
Certification status Not Qualified Not Qualified Not Qualified
Maximum seat height 1.2 mm 1.2 mm 2.794 mm
Maximum supply voltage (Vsup) 3.6 V 3.6 V 3.6 V
Minimum supply voltage (Vsup) 2.3 V 2.3 V 2.3 V
Nominal supply voltage (Vsup) 3.3 V 3.3 V 3.3 V
surface mount YES YES YES
technology CMOS CMOS CMOS
Temperature level INDUSTRIAL INDUSTRIAL INDUSTRIAL
Terminal surface Tin/Lead (Sn85Pb15) Tin/Lead (Sn85Pb15) Tin/Lead (Sn85Pb15)
Terminal form GULL WING GULL WING GULL WING
Terminal pitch 0.4 mm 0.5 mm 0.635 mm
Terminal location DUAL DUAL DUAL
translate N/A N/A N/A
Trigger type POSITIVE EDGE POSITIVE EDGE POSITIVE EDGE
width 4.4 mm 6.1 mm 7.5 mm
Maker IDT (Integrated Device Technology) - IDT (Integrated Device Technology)

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1493  26  2050  348  2600  31  1  42  8  53 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号