EEWORLDEEWORLDEEWORLD

Part Number

Search

FW-31-05-G-D-610-675

Description
Board Stacking Connector, 62 Contact(s), 2 Row(s), Male, Straight, Surface Mount Terminal, ROHS COMPLIANT
CategoryThe connector    The connector   
File Size653KB,1 Pages
ManufacturerSAMTEC
Websitehttp://www.samtec.com/
Environmental Compliance  
Download Datasheet Parametric View All

FW-31-05-G-D-610-675 Overview

Board Stacking Connector, 62 Contact(s), 2 Row(s), Male, Straight, Surface Mount Terminal, ROHS COMPLIANT

FW-31-05-G-D-610-675 Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerSAMTEC
package instructionROHS COMPLIANT
Reach Compliance Codecompliant
Other featuresLOW PROFILE
Connector typeBOARD STACKING CONNECTOR
Contact to complete cooperationGOLD (10) OVER NICKEL (50)
Contact completed and terminatedGOLD FLASH OVER NICKEL (50)
Contact point genderMALE
Contact materialPHOSPHOR BRONZE
DIN complianceNO
Filter functionNO
IEC complianceNO
JESD-609 codee4
MIL complianceNO
Manufacturer's serial numberFW
Plug informationMULTIPLE MATING PARTS AVAILABLE
Mixed contactsNO
Installation methodSTRAIGHT
Installation typeBOARD
Number of rows loaded2
OptionsGENERAL PURPOSE
Terminal pitch1.27 mm
Termination typeSURFACE MOUNT
Total number of contacts62
Honest advice: How can I display ResidentFlash on mini2440?
I bought a mini2440 and compiled a ce6 image using the project in the CD. I burned it but couldn't see Residentflash. As a result, the available storage space is only 5M, which is not enough. My NANDF...
ghostship Embedded System
MicroPython Hands-on (10) - Learn MaixPy Neural Network KPU from scratch
This morning, I searched for "neural network KPU" on Baidu and found an article on Yifen.com titled "Understanding APU/BPU/CPU/DPU/EPU/FPU/GPU and other processors in one article", which introduced va...
eagler8 MicroPython Open Source section
ZTE Hardware Written Test
...
至芯科技FPGA大牛 FPGA/CPLD
Cadence Allegro 16.50.000 detailed cracking steps (win7 and XP personally verified)
Detailed cracking steps for Cadence Allegro 16.50.000 (Since some cracking strategies on the Internet that are combined with cracks are not acceptable, I have compiled one. If you need to install the ...
caoshangfei PCB Design
Exploring the Causes and Mechanisms of Noise in Logarithmic Amplifiers
[color=black] Is noise figure a meaningful metric when using a log amp as a [i]power measurement[/i] device? [/color] [color=black][/color] [color=black] The answer to this question should be determin...
EEW Analog electronics
1mv low frequency signal amplification
I would like to ask you how to choose an amplifier to amplify a low frequency signal <50hz and a small signal with a signal amplitude of about 1mv? The other frequencies are interfered by noise. Thank...
xiaoftest Analog electronics

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 888  2050  2153  288  2661  18  42  44  6  54 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号