(max) defines a read cycle. Read access time is measured
from the latter of Chip Enable, Output Enable, or valid address
to valid data output.
SRAM Read Cycle 1, the Address Access in figure 4a, is
initiated by a change in address inputs while any chip are enabled
with G asserted and Wn deasserted. Valid data appears on data
outputs DQ(7:0) after the specified t
AVQV
is satisfied. Outputs
remain active throughout the entire cycle. As long as Chip
Enable and Output Enable are active, the address inputs may
change at a rate equal to the minimum read cycle time (t
AVAV
).
SRAM read Cycle 2, the Chip Enable - Controlled Access in
figure 4b, is initiated by En going active while G remains
asserted, Wn remains deasserted, and the addresses remain
stable for the entire cycle. After the specified t
ETQV
is satisfied,
the eight-bit word addressed by A(18:0) is accessed and appears
at the data outputs DQ(7:0).
SRAM read Cycle 3, the Output Enable - Controlled Access in
figure 4c, is initiated by G going active while En is asserted, Wn
is deasserted, and the addresses are stable. Read access time is
t
GLQV
unless t
AVQV
or t
ETQV
have not been satisfied.
2
WRITE CYCLE
A combination of Wn less than V
IL
(max) and En less than
V
IL
(max) defines a write cycle. The state of G is a “don’t care”
for a write cycle. The outputs are placed in the high-impedance
state when either G is greater than V
IH
(min), or when Wn is less
than V
IL
(max).
Write Cycle 1, the Write Enable-controlled Access in Figure 5a,
is defined by a write terminated by Wn going high, with En still
active. The write pulse width is defined by t
WLWH
when the write
is initiated by Wn, and by t
ETWH
when the write is initiated by
En. Unless the outputs have been previously placed in the high-
impedance state by G, the user must wait t
WLQZ
before applying
data to the nine bidirectional pins DQ(7:0) to avoid bus
contention.
Write Cycle 2, the Chip Enable-controlled Access in Figure 5b,
is defined by a write terminated by the latter of En going inactive.
The write pulse width is defined by t
WLEF
when the write is
initiated by Wn, and by t
ETEF
when the write is initiated by the
En going active. For the Wn initiated write, unless the outputs
have been previously placed in the high-impedance state by G,
the user must wait t
WLQZ
before applying data to the eight
bidirectional pins DQ(7:0) to avoid bus contention.
TYPICAL RADIATION HARDNESS
The UT8Q512K32E SRAM incorporates features which allows
operation in a limited radiation environment.
Table 2. Radiation Hardness
Design Specifications
1
Total Dose
Heavy Ion
Error Rate
2
50
<1.1E-9
krad(Si)
Errors/Bit-Day
Notes:
1. The SRAM will not latchup during radiation exposure under recommended
operating conditions.
2. 90% worst case particle environment, Geosynchronous orbit, 100 mils of
Aluminum.
3
ABSOLUTE MAXIMUM RATINGS
1
(Referenced to V
SS
)
SYMBOL
V
DD
V
I/O
T
STG
P
D
T
J
JC
I
I
PARAMETER
DC supply voltage
Voltage on any pin
Storage temperature
Maximum power dissipation
Maximum junction temperature
2
Thermal resistance, junction-to-case
DC input current
LIMITS
-0.5 to 7.0V
-0.5 to 7.0V
-65 to +150C
1.0W (per byte)
+150C
10C/W
±
10 mA
Notes:
1. Stresses outside the listed absolute maximum ratings may cause permanent damage to the device. This is a stress rating only, and functional operation of the device
at these or any other conditions beyond limits indicated in the operational sections of this specification is not recommended. Exposure to absolute maximum rating
conditions for extended periods may affect device reliability and performance.
2. Maximum junction temperature may be increased to +175C during burn-in and steady-static life.
RECOMMENDED OPERATING CONDITIONS
SYMBOL
V
DD
T
C
V
IN
PARAMETER
Positive supply voltage
Case temperature range
DC input voltage
LIMITS
3.0 to 3.6V
(W) Screen - 40C to 105C
0V to V
DD
4
DC ELECTRICAL CHARACTERISTICS (Pre/Post-Radiation)*
-40C to +105C (V
DD
= 3.3V + 0.3V)
SYMBOL
V
IH
V
IL
V
OL1
V
OL2
V
OH1
V
OH2
C
IN1
C
IO1
I
IN
I
OZ
PARAMETER
High-level input voltage
Low-level input voltage
Low-level output voltage
Low-level output voltage
High-level output voltage
High-level output voltage
Input capacitance
Bidirectional I/O capacitance
Input leakage current
(TTL)
(TTL)
I
OL
= 6mA, V
DD
= 3.0V (TTL)
I
OL
= 200A,V
DD
= 3.0V (CMOS)
I
OH
= -4mA,V
DD
= 3.0V (TTL)
I
OH
= 200A,V
DD
= 3.0V (CMOS)
= 1MHz @ 0V
= 1MHz @ 0V
V
IN
= V
DD
and V
SS,
V
DD
= V
DD
(max)
-2
-2
2.4
V
DD
-.010
45
25
2
2
CONDITION
MIN
2.0
0.8
0.4
0.08
MAX
UNIT
V
V
V
V
V
V
pF
pF
A
A
Three-state output leakage current V
O
= V
DD
and V
SS
V
DD
= V
DD
(max)
G = V
DD
(max)
Short-circuit output current
V
DD
= V
DD
(max), V
O
= V
DD
V
DD
= V
DD
(max), V
O
= 0V
Inputs: V
IL
= 0.8V,
V
IH
= 2.0V
I
OUT
= 0mA
V
DD
= V
DD
(max)
Inputs: V
IL
= 0.8V,
V
IH
= 2.0V
I
OUT
= 0mA
V
DD
= V
DD
(max)
Inputs: V
IL
= V
SS
I
OUT
= 0mA
E1 = V
DD
- 0.5, V
DD
=
V
DD
(max)
V
IH
= V
DD
- 0.5V
-40C &
25C
105C
I
OS2, 3
I
DD
(OP)
-90
90
mA
Supply current operating
@ 1MHz
(per byte)
40
mA
I
DD1
(OP)
Supply current operating
@40MHz
(per byte)
70
mA
I
DD2
(SB)
4
Supply current standby
@0MHz
(per byte)
9
24
mA
mA
Notes:
* Post-radiation performance guaranteed at 25C per MIL-STD-883 Method 1019.
1. Measured only for initial qualification and after process or design changes that could affect input/output capacitance.
2. Supplied as a design limit but not guaranteed or tested.
3. Not more than one output may be shorted at a time for maximum duration of one second.
4. Post-radiation limit based off of high temperature limit.
1. Enter the homepage and select Filter-Lowpass2. Enter some low-pass filter parameters3. Check the designed schematic diagram and it turns out to be a second-order low-pass filter4. Check the output ...
The chip model we used is MSP430FR5949IDAR, and the programming software is IAR. The text file generated by IAR is burned into the FRAM of the chip. After the device was running for about a month, it ...
My understanding is that the ADCIntStatus() function is used to determine whether the sampling is completed, and the interrupt status of this function is configured by ADCSequenceStepConfigure().
The ...
1. Two types of collisions in RFID systems
Multi-tag collision (*)Multiple tags are in the field of the reader. When two or more tags send data at the same time, communication conflicts and data inter...
The following code implements the two LEDs of the MSP430G2553 microcontroller to flash alternately#include msp430.h/*** main.c*/int main(void){WDTCTL = WDTPW | WDTHOLD; // stop watchdog timerP1DIR|=BI...
Google's driverless technology is not only an eye-catching technology, but also a subversion of the car usage model.
Those who have watched anti-terrorism films and TV dramas must have been im...[Details]
China's new energy vehicles are in a transition period from research and development to real industrial development. In 2012, with the intensive launch of new energy vehicle policy planning, the de...[Details]
This paper establishes a fuel cell engine test platform based on the NI integrated hardware and software environment. This platform can realize the test and control of fuel cell engines and their a...[Details]
Overview
As a remote network communication control method with advanced technology, high reliability, complete functions and reasonable cost, CAN-bus has been widely used in various automa...[Details]
According to the Industrial Technology Research Institute of Taiwan, due to factors such as the oil crisis and global warming, the issues of energy conservation and environmental protection have at...[Details]
LED lighting: Basic circuit design can be completed in as little as one day
Semiconductor manufacturers are also getting involved in the LED lighting business. The power circuit of LED req...[Details]
Liquid crystal display (LCD) panels have a wide range of applications, from small portable electronic devices to large fixed devices, including digital cameras, laptops, personal data assistants, d...[Details]
The DisplayPort interface standard is approved by the Video Electronics Standards Association (VESA) to provide an open, scalable standard for the entire industry. The development of DisplayPort ca...[Details]
The ARINC429 bus is one of the most commonly used communication buses between various subsystems of avionics. As the "skeleton" of modern avionics systems, once the bus system or the attached airbo...[Details]
When the so-called "copycat phones" that flood the domestic mobile phone market move towards large screens, stereo amplifiers, touch controls, and even GPS navigation and mobile TV, the homogeneity...[Details]
A few days ago, I bought an 8LED flashlight in the market (the flashlight uses No. 5 batteries). Because I had other things to do, I didn't pay attention when purchasing it. When I got home and use...[Details]
Every time I go home and walk up the stairs, I am always scared. The corridor lights are often broken, and no one changes the bulbs, or they are not smart enough and need to be operated manually. E...[Details]
The capacity of a battery depends on the amount of charge and discharge, in addition to some factors of the battery itself. Obviously, if the charge and discharge of the battery can be recorded all...[Details]
1 Introduction
Power supply ripple will interfere with the normal operation of electronic equipment, causing malfunctions such as computer crashes, data processing errors and control system fa...[Details]
As a new type of centralized and decentralized elevator control system, serial communication has been widely used in China. Compared with the previous centralized and unified control system, each s...[Details]
Analogue and Mixed Signal
京公网安备 11010802033920号
EEWORLD
