datasheet
EEWORLDEEWORLDEEWORLD
Datasheet
Part Number

Keyword

Search
Keyword

Part Number

Search
Datasheet> All Categories > storage> storage> IDT71V67702S75BGI
PDF
Preview

IDT71V67702S75BGI

Description
Cache SRAM, 256KX36, 7.5ns, CMOS, PBGA119, 14 X 22 MM, PLASTIC, BGA-119
Categorystorage    storage   
File Size509KB，23 Pages
ManufacturerIDT (Integrated Device Technology)
Download Datasheet Parametric View All

IDT71V67702S75BGI Overview

Cache SRAM, 256KX36, 7.5ns, CMOS, PBGA119, 14 X 22 MM, PLASTIC, BGA-119

IDT71V67702S75BGI Parametric

Parameter NameAttribute value
Is it Rohs certified?incompatible
MakerIDT (Integrated Device Technology)
Parts packaging codeBGA
package instruction14 X 22 MM, PLASTIC, BGA-119
Contacts119
Reach Compliance Codenot_compliant
ECCN code3A991.B.2.A
Maximum access time7.5 ns
Other featuresFLOW-THROUGH ARCHITECTURE
Maximum clock frequency (fCLK)117 MHz
I/O typeCOMMON
JESD-30 codeR-PBGA-B119
JESD-609 codee0
length22 mm
memory density9437184 bit
Memory IC TypeCACHE SRAM
memory width36
Humidity sensitivity level3
Number of functions1
Number of terminals119
word count262144 words
character code256000
Operating modeSYNCHRONOUS
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
organize256KX36
Output characteristics3-STATE
Package body materialPLASTIC/EPOXY
encapsulated codeBGA
Encapsulate equivalent codeBGA119,7X17,50
Package shapeRECTANGULAR
Package formGRID ARRAY
Parallel/SerialPARALLEL
Peak Reflow Temperature (Celsius)NOT SPECIFIED
power supply2.5/3.3 V
Certification statusNot Qualified
Maximum seat height2.36 mm
Maximum standby current0.07 A
Minimum standby current3.14 V
Maximum slew rate0.285 mA
Maximum supply voltage (Vsup)3.465 V
Minimum supply voltage (Vsup)3.135 V
Nominal supply voltage (Vsup)3.3 V
surface mountYES
technologyCMOS
Temperature levelINDUSTRIAL
Terminal surfaceTin/Lead (Sn63Pb37)
Terminal formBALL
Terminal pitch1.27 mm
Terminal locationBOTTOM
Maximum time at peak reflow temperatureNOT SPECIFIED
width14 mm

IDT71V67702S75BGI Preview

256K X 36, 512K X 18
Advance
3.3V Synchronous SRAMs
Information
2.5V I/O, Burst Counter
IDT71V67702
Flow-Through Outputs, Single Cycle Deselect
IDT71V67902
Features
x
x
x
x
x
x
x
x
256K x 36, 512K x 18 memory configurations
Supports fast access times:
– 7.5ns up to 117MHz clock frequency
– 8.0ns up to 100MHz clock frequency
– 8.5ns up to 87MHz clock frequency
LBO
input selects interleaved or linear burst mode
Self-timed write cycle with global write control (GW), byte write
enable (BWE), and byte writes (BWx)
3.3V core power supply
Power down controlled by ZZ input
2.5V I/O supply (V
DDQ
)
Packaged in a JEDEC Standard 100-pin thin plastic quad
flatpack (TQFP), 119 ball grid array (BGA) and 165 fine pitch ball
grid array (fBGA).
Description
The IDT71V67702/7902 are high-speed SRAMs organized as
256K x 36/512K x 18. The IDT71V67702/7902 SRAMs contain write,
data, address and control registers. There are no registers in the data
output path (flow-through architecture). Internal logic allows the SRAM to
generate a self-timed write based upon a decision which can be left until
the end of the write cycle.
The burst mode feature offers the highest level of performance to the
system designer, as the IDT71V67702/7902 can provide four cycles of
data for a single address presented to the SRAM. An internal burst address
counter accepts the first cycle address from the processor, initiating the
access sequence. The first cycle of output data will flow-through from the
array after a clock-to-data access time delay from the rising clock edge of
the same cycle. If burst mode operation is selected (ADV=LOW), the
subsequent three cycles of output data will be available to the user on the
next three rising clock edges. The order of these three addresses are
defined by the internal burst counter and the
LBO
input pin.
The IDT71V67702/7902 SRAMs utilize IDT’s latest high-performance
CMOS process and are packaged in a JEDEC standard 14mm x 20mm
100-pin thin plastic quad flatpack (TQFP) as well as a 119 ball grid array
(BGA) and a 165 fine pitch ball grid array (fBGA).
Pin Description Summary
A
0
-A
18
CE
CS
0
,
CS
1
OE
GW
BWE
BW
1
,
BW
2
,
BW
3
,
BW
4
(1)
CLK
ADV
ADSC
ADSP
LBO
ZZ
I/O
0
-I/O
31
, I/O
P1
-I/O
P4
V
DD
, V
DDQ
V
SS
Address Inputs
Chip Enable
Chip Selects
Output Enable
Global Write Enable
Byte Write Enable
Individual Byte Write Selects
Clock
Burst Address Advance
Address Status (Cache Controller)
Address Status (Processor)
Linear / Interleaved Burst Order
Sleep Mode
Data Input / Output
Core Power, I/O Power
Ground
Input
Input
Input
Input
Input
Input
Input
Input
Input
Input
Input
Input
Input
I/O
Supply
Supply
Synchronous
Synchronous
Synchronous
Asynchronous
Synchronous
Synchronous
Synchronous
N/A
Synchronous
Synchronous
Synchronous
DC
Asynchronous
Synchronous
N/A
N/A
5288 tbl 01
NOTE:
1.
BW
3
and
BW
4
are not applicable for the IDT71V67902.
OCTOBER 2001
1
©2000 Integrated Device Technology, Inc.
DSC-5317/04
IDT71V67702, IDT71V67902, 256K x 36, 512K x 18, 3.3V Synchronous SRAMS with
2.5V I/O, Flow-Through Outputs, Single Cycle Deselect
Advance Information
Commercial Temperature Ranges
Pin Definitions
(1)
Symbol
A
0
-A
18
ADSC
ADSP
ADV
Pin Function
Address Inputs
Address Status
(Cache Controller)
Address Status
(Processor)
Burst Address
Advance
Byte Write Enable
I/O
I
I
I
I
Active
N/A
LOW
LOW
LOW
Description
Synchronous Address inputs. The address register is trigge red by a combi-nation of the
rising edge of CLK and
ADSC
Low or
ADSP
Low and
CE
Low.
Synchronous Address Status from Cache Controller.
ADSC
is an active LOW input that is
used to load the address registers with new addresses.
Synchronous Address Status from Processor.
ADSP
is an active LOW inp ut that is used to
load the address registers with new addresses.
ADSP
is gated by
CE.
Synchronous Address Advance.
ADV
is an active LOW input that is used to advance the
internal burst counter, controlling burst access after the initial address is loaded. When the
input is HIGH the burst counter is not incremented; that is, there is no address advance.
Synchronous byte write enable gates the byte write inputs
BW
1
-BW
4
. If
BWE
is LOW at the
rising edge of CLK then
BWx
inputs are passed to the next stage in the circuit. If
BWE
is
HIGH then the byte write inputs are blocked and only
GW
can initiate a write cycle.
Synchronous byte write enables.
BW
1
controls I/O
0-7
, I/O
P1
,
BW
2
controls I/O
8-15
, I/O
P2
, etc.
Any active byte write causes all outputs to be disabled.
Synchronous chip enable.
CE
is used with CS
0
and
CS
1
to enable the IDT71V67702/7902.
CE
also gates
ADSP.
This is the clock input. All timing references for the device are made with respect to this
input.
Synchronous active HIGH chip select. CS
0
is used with
CE
and
CS
1
to enable the chip.
Synchrono us active LOW chip select.
CS
1
is used with
CE
and CS
0
to enable the chip.
Synchronous global write enable. This input will write all four 9-bit data bytes when LOW
on the rising edge of CLK.
GW
supersedes individual byte write enables.
Synchronous data input/output (I/O) pins. The data input path is registered, triggered by
the rising edge of CLK. The data output path is flow-through (no output register).
Asynchro nous burst order selection input. When
LBO
is HIGH, the inter-leaved burst
sequence is selected. When
LBO
is LOW the Linear burst sequence is selected.
LBO
is a
static input and must not change state while the device is operating.
Asynchronous output enable. When
OE
is LOW the data output drivers are enabled on the
I/O pins if the chip is also selected. When
OE
is HIGH the I/O p ins are in a high-
impedance state.
3.3V core power supply.
2.5V I/O Supply.
Ground.
NC pins are not electrically connected to the device.
Asynchronous sleep mode input. ZZ HIGH will g ate the CLK internally and power down
the IDT71V67702/7902 to its lowest power consump tion level. Data retention is guaranteed
in Sleep Mode.
5317t tbl 02
BWE
I
LOW
BW
1
-BW
4
CE
CLK
CS
0
CS
1
GW
I/O
0
-I/O
31
I/O
P1
-I/O
P4
LBO
Individual Byte
Write Enables
Chip Enable
Clock
Chip Select 0
Chip Select 1
Global Write
Enable
Data Input/Output
Linear Burst Order
I
I
I
I
I
I
I/O
I
LOW
LOW
N/A
HIGH
LOW
LOW
N/A
LOW
OE
Output Enable
I
LOW
V
DD
V
DDQ
V
SS
NC
ZZ
Power Supply
Power Supply
Ground
No Connect
Sleep Mode
N/A
N/A
N/A
N/A
1
N/A
N/A
N/A
N/A
HIGH
NOTE:
1. All synchronous inputs must meet specified setup and hold times with respect to CLK.
6.42
2
IDT71V67702, IDT71V67902, 256K x 36, 512K x 18, 3.3V Synchronous SRAMS with
2.5V I/O, Flow-Through Outputs, Single Cycle Deselect
Advance Information
Commercial Temperature Ranges
Functional Block Diagram
LBO
ADV
CEN
Burst
Sequence
INTERNAL
ADDRESS
CLK
ADSC
ADSP
CLK EN
Binary
Counter
CLR
2
Burst
Logic
18/19
A0*
A1*
Q0
Q1
256K x 36/
512K x 18-
BIT
MEMORY
ARRAY
2
A
0
,A
1
18/19
A
2 -
A
18
36/18
36/18
A
0–
A
17/18
GW
BWE
BW
1
ADDRESS
REGISTER
Byte 1
Write Register
Byte 1
Write Driver
9
Byte 2
Write Register
Byte 2
Write Driver
BW
2
Byte 3
Write Register
9
Byte 3
Write Driver
BW
3
Byte 4
Write Register
9
Byte 4
Write Driver
BW
4
9
CE
CS
0
CS
1
D
Q
Enable
Register
DATA INPUT
REGISTER
CLK EN
ZZ
Powerdown
OE
OE
I/O
0
–I/O
31
I/O
P1–
I/O
P4
36/18
OUTPUT
BUFFER
,
5317 drw 01
6.42
3
IDT71V67702, IDT71V67902, 256K x 36, 512K x 18, 3.3V Synchronous SRAMS with
2.5V I/O, Flow-Through Outputs, Single Cycle Deselect
Advance Information
Commercial Temperature Ranges
Absolute Maximum Ratings
(1)
Symbol
V
TERM
(2)
V
TERM
(3,6)
Rating
Terminal Voltage with
Respect to GND
Terminal Voltage with
Respect to GND
Terminal Voltage with
Respect to GND
Terminal Voltage with
Respect to GND
Operating Temperature
Temperature
Under Bias
Storage
Temperature
Power Dissipation
DC Output Current
Commercial
-0.5 to +4.6
-0.5 to V
DD
-0.5 to V
DD
+0.5
-0.5 to V
DDQ
+0.5
-0 to +70
-55 to +125
-55 to +125
2.0
50
Unit
V
V
V
V
o
Recommended Operating
Temperature Supply Voltage
Grade
Commercial
Temperature
(1)
0°C to +70°C
V
SS
0V
V
DD
3.3V±5%
V
DDQ
2.5V±5%
5317 tbl 04
NOTE:
1. T
A
is the "instant on" case temperature.
V
TERM
(4,6)
V
TERM
T
A
(7)
T
BIAS
T
STG
P
T
I
OUT
(5,6)
Recommended DC Operating
Conditions
Symbol
V
DD
Parameter
Core Supply Voltage
I/O Supply Voltage
Ground
Input High Voltage - Inputs
Input High Voltage - I/O
Input Low Voltage
Min.
3.135
2.375
0
1.7
1.7
-0.3
(1)
Typ.
3.3
2.5
0
____
____
____
C
C
C
Max.
3.465
2.625
0
V
DD
+0.3
V
DDQ
+0.3
0.7
Unit
V
V
V
V
V
V
5317 tbl 06
o
V
DDQ
V
SS
V
IH
o
W
mA
5317 tbl 03
V
IH
V
IL
NOTES:
1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may
cause permanent damage to the device. This is a stress rating only and functional
operation of the device at these or any other conditions above those indicated
in the operational sections of this specification is not implied. Exposure to absolute
maximum rating conditions for extended periods may affect reliability.
2. V
DD
terminals only.
3. V
DDQ
terminals only.
4. Input terminals only.
5. I/O terminals only.
6. This is a steady-state DC parameter that applies after the power supplies have
ramped up. Power supply sequencing is not necessary; however, the voltage
on any input or I/O pin cannot exceed V
DDQ
during power supply ramp up.
7. T
A
is the "instant on" case temperature.
NOTE:
1. V
IL
(min) = -1.0V for pulse width less than t
CYC/2
, once per cycle.
100-Pin TQFP Capacitance
(T
A
= +25° C, f = 1.0MHz)
Symbol
C
IN
C
I/O
Parameter
(1)
Input Capacitance
I/O Capacitance
Conditions
V
IN
= 3dV
V
OUT
= 3dV
Max.
5
7
Unit
pF
pF
5317
tbl 07
165 fBGA Capacitance
(T
A
= +25° C, f = 1.0MHz)
Symbol
C
IN
C
I/O
Parameter
(1)
Input Capacitance
I/O Capacitance
Conditions
V
IN
= 3dV
V
OUT
= 3dV
Max.
TDB
TDB
Unit
pF
pF
5317
tbl 07b
119 BGA Capacitance
(T
A
= +25° C, f = 1.0MHz)
Symbol
C
IN
C
I/O
Parameter
(1)
Input Capacitance
I/O Capacitance
Conditions
V
IN
= 3dV
V
OUT
= 3dV
Max.
7
7
Unit
pF
pF
5317
tbl 07a
NOTE:
1. This parameter is guaranteed by device characterization, but not production tested.
6.42
4
IDT71V67702, IDT71V67902, 256K x 36, 512K x 18, 3.3V Synchronous SRAMS with
2.5V I/O, Flow-Through Outputs, Single Cycle Deselect
Advance Information
Commercial Temperature Ranges
Pin Configuration – 256K x 36, 100-Pin TQFP
A
6
A
7
CE
CS
0
BW
4
BW
3
BW
2
BW
1
CS
1
V
DD
V
SS
CLK
GW
BWE
OE
ADSC
ADSP
ADV
A
8
A
9
100 99 98 97 96 95 94 93 92 91 90 89 88 87 86 85 84 83 82 81
I/O
P3
I/O
16
I/O
17
V
DDQ
V
SS
I/O
18
I/O
19
I/O
20
I/O
21
V
SS
V
DDQ
I/O
22
I/O
23
V
SS
(1)
V
DD
NC
V
SS
I/O
24
I/O
25
V
DDQ
V
SS
I/O
26
I/O
27
I/O
28
I/O
29
V
SS
V
DDQ
I/O
30
I/O
31
I/O
P4
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50
80
79
78
77
76
75
74
73
72
71
70
69
68
67
66
65
64
63
62
61
60
59
58
57
56
55
54
53
52
51
I/O
P2
I/O
15
I/O
14
V
DDQ
V
SS
I/O
13
I/O
12
I/O
11
I/O
10
V
SS
V
DDQ
I/O
9
I/O
8
V
SS
NC
V
DD
ZZ
(2)
I/O
7
I/O
6
V
DDQ
V
SS
I/O
5
I/O
4
I/O
3
I/O
2
V
SS
V
DDQ
I/O
1
I/O
0
I/O
P1
5317 drw 02a
,
LBO
A
5
A
4
A
3
A
2
A
1
A
0
NOTES:
1. Pin 14 does not have to be directly connected to V
SS
as long as the input voltage is < V
IL
.
2. Pin 64 can be left unconnected and the device will always remain in active mode.
NC
NC
V
SS
V
DD
Top View
6.42
5
NC
A
17
A
10
A
11
A
12
A
13
A
14
A
15
A
16
More (Only the first 5 pages are displayed. Please Download Datasheet to view the full content.) >

Recommended Resources

Low frequency equivalent circuit schematic diagram

Super fool high power amplifier module 02

Simplified equivalent circuit

STK055 audio IC circuit diagram

Heavy load motor starting circuit_1

FM optical transmitter with a center frequency of 50kHz

AltiumDesigner adds annotations and reference numbers to specified layers
Open a PCB file under AltiumDesigner, and we can see that the position number and component value annotations on the board are placed on the top and bottom silk screens by default. We will not elabora...
okhxyyo PCB Design
Guo Tianxiang learns 51 MCU simulation board in ten days
Which foot does Hall want to stick in Guo Tianxiang? ? I want to do the pulse counting...
desperatekid 51mcu
How can I control the event structure by displaying the value of the control?
How can I control the event structure by displaying the value of the control?Through calculation, the value of the display control can change between True and Fault. I hope to use this value change to...
安_然 Test/Measurement
SensorTag sampling period settings
I just bought a sensortag and want to use its accelerometer to do experiments. I downloaded the Android source code from TI's official website, but I can only get a minimum sampling frequency of 100ms...
北风吹 TI Technology Forum
Can anyone tell me in plain language what the kobject and sys under the driver are used for?
Can anyone tell me in layman's terms what kobject and sys are used for in the driver? Thanks!...
weilwo Embedded System
Frequency division of analog signals
I'd like to ask for a solution. If the analog signal frequency is 27Mhz, after being rectified into a square wave through other circuits, it is edge-triggered by a microcontroller to test the frequenc...
呜呼哀哉 Analog electronics
Shortcut:   L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components

  1. 240-381RM19-30SCPEMN
  2. PCK2001RDB
  3. 8614-00-18-1-Y0-9-713LF
  4. KSE44H11J69Z
  5. BR247-1550A2-48
  6. MOX-1-131077FE
  7. SGUHLA-52.000
  8. TP03AZ-S09
  9. ZMC43
  10. 1N4620_AX_10001
  11. P4SMAJ15A-AU_R2_000A1
  12. P6SMB200_R2_10001

Popular Articles

  1. 39-Thermistor temperature measurement design based on 51 single chip microcomputer
  2. STM8 study notes---ADC multi-channel sampling problems and solutions
  3. Google once threatened to block Play/Android and not allow sideloading of apps
  4. Intel and Submer jointly promote the development of data center cooling technology
  5. OPPO K9x released with Dimensity 810 chip
  6. iOS and iPadOS 15.3 Beta 1 released, update content unknown
  7. MCU dual-machine communication Very detailed UART serial port asynchronous communication
  8. A foreign expert modified the Game Boy handheld so that it can connect to Wi-Fi and surf the Internet
  9. The fundamental reason why oscilloscope probes need compensation calibration
  10. Automotive Network Security Based on ASPICE

Technical ResourceMore

  1. The most complete 106 packages and pictures
  2. Semiconductor packaging dicing process and optimization
  3. ASUS F7KR R2.0.0 notebook schematic diagram
  4. Electronic Design 1000 Cases Textbook
  5. Simple Interfacing of High-Performance iMEMS Analog Microphones to SigmaDSP Audio Codecs
  6. Design of Computer Automatic Control System for Sluice Pump Station
  7. Mentor Integrated System Design Solution
  8. MAX3108A Chinese documentation
  9. Introduces the design principle and implementation method of CATV set-top box
  10. Design of a DC system grounding fault detection device

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

About Us Customer Service Contact Information Datasheet Sitemap LatestNews
Index Files: 372  1198  1004  241  1406  8  25  21  5  29 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号