DS-M21252-21 datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Other integrated circuit (IC)> Consumption circuit> DS-M21252-21

DS-M21252-21: DescriptionConsumer Circuit, 10 X 10 MM, 0.50 MM PITCH, QFN-72; CategoryOther integrated circuit (IC) Consumption circuit; File Size756KB，77 Pages; ManufacturerMindspeed Technologies Inc; Websitehttps://www.macom.com

Download Datasheet Parametric Compare View All

DS-M21252-21 Overview

Consumer Circuit, 10 X 10 MM, 0.50 MM PITCH, QFN-72

DS-M21252-21 Parametric

Parameter Name	Attribute value
Is it lead-free?	Contains lead
Is it Rohs certified?	incompatible
Parts packaging code	QFN
package instruction	HVQCCN, LCC72,.39SQ,20
Contacts	72
Reach Compliance Code	compli
Commercial integrated circuit types	CONSUMER CIRCUIT
JESD-30 code	S-XQCC-N72
length	10 mm
Humidity sensitivity level	1
Number of functions	1
Number of terminals	72
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Package body material	UNSPECIFIED
encapsulated code	HVQCCN
Encapsulate equivalent code	LCC72,.39SQ,20
Package shape	SQUARE
Package form	CHIP CARRIER, HEAT SINK/SLUG, VERY THIN PROFILE
Peak Reflow Temperature (Celsius)	225
power supply	1.2,1.8/3.3 V
Certification status	Not Qualified
Maximum seat height	0.9 mm
Maximum slew rate	490 mA
Maximum supply voltage (Vsup)	1.26 V
Minimum supply voltage (Vsup)	1.14 V
surface mount	YES
Temperature level	INDUSTRIAL
Terminal form	NO LEAD
Terminal pitch	0.5 mm
Terminal location	QUAD
Maximum time at peak reflow temperature	NOT SPECIFIED
width	10 mm
Base Number Matches	1

Preview

Download Datasheet

View All

M21250/M21251/M21252

Quad-Channel CDR/Reclocker (42 Mbps - 3.2 Gbps)

The M21250, M21251, and M21252 (M2125x) devices are high-performance quad channel retimers optimized for

telecom, datacom, and digital video applications. Each channel of the CDR/reclocker array includes an

independent multi-rate CDR/reclocker, allowing maximum flexibility in system design. Signal conditioning features

of the M2125x include input equalization and output pre-emphasis to compensate for lossy PCB traces and

backplane connectors. A built-in frequency synthesizer allows each channel of the device to operate at a different

data rate simultaneously while operating from a single reference clock. The M2125x can be controlled through

hardwired pins or via a 2-wire or 4-wire serial programming interface. The serial programming interface allows

users to have complete control of the device features. The M2125x devices support JTAG external boundary scan

which includes all of the high-speed I/O as well as the digital I/O.

Features

• Four independent CDR/reclockers (CDR/RCLKs) SMPTE, DVB-ASI

compliant

• Integrated loop filter and terminations

• Serial control or hardwired control, JTAG boundary scan

• Low power consumption of 400 mW (1 channel active)

• Built-in pattern generator and receiver with JTAG support for

module and system testing (PRBS, 8b/10b, Fibre Channel, User

Programmable patterns)

• User Selectable Input Equalization and Pre-Emphasis for backplane

ISI reduction

• Multirate support (42 Mbps - 3.2 Gbps)

• Differential outputs for recovered clock and retimed data

Applications

•

3G/HD/SD-SDI Routing Switchers

3G/HD/SD-SDI Video Transport Systems

3G/HD/SD-SDI Distribution Amplifiers

Backplane Reach Extension

SONET Systems and Modules

10GBASE-CX4 Systems

Gigabit Ethernet Systems

SAS/S-ATA/S-ATA2 Systems

PCI Express

Standards Compliance

•

SMPTE 292M

SMPTE 259M

SMPTE 344M

SMPTE 424M

Functional Block Diagram

CTRL_Mode[1:0]

Out_Mode[1:0]

xJTAG_En

Multi-function Pin Array

Serial Interface

/Hardwired Mode

Din0P/N

JTAG

Voltage

Regulator

Cout0P/N

Selectable CML, LVDS

BIST Transmitter Mux

xRegu_En

xLOA[3:0]

xLOL[3:0]

MF[11:0]

xRST

Reclocker Array

VddT0/1

Din1P/N

Cout1P/N

Output Buffer

Input Buffer

Cout2P/N

Cout3P/N

Dout0P/N

Dout1P/N

Dout2P/N

Dout3P/N

Din2P/N

VddT2/3

Din3P/N

BIST Tx

(PRBS &

8b/10)

BIST Rx

(PRBS &

8b/10)

2125x-DSH-001-H

Mindspeed Technologies

Mindspeed Proprietary and Confidential

RefClkP/N

BIST Rx Mux

March 2009

Table of Contents

Ordering Information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ii

Revision History. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ii

Table of Contents . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . iii

List of Figures . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . vi

List of Tables . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . vii

1.0

Functional Description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1

1.1

1.2

Applications. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .1

Detailed Feature Descriptions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .4

1.2.1

Conventions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .4

1.2.2

Reset . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .4

1.2.3

Internal Voltage Regulator . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .4

1.2.4

High-Speed Input/Output Pins . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .4

1.2.5

CDR/Reclocker Reference Frequency . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .5

1.2.6

Multifunction Pins Overview. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .5

1.2.7

Multifunction Pins Defined for Hardwired Mode. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .6

1.2.8

Multi-function Pins: Four-Wire Serial Interface . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .7

1.2.9

Two-Wire Serial Interface. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .9

1.2.10 JTAG . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .10

1.2.11 Input Deterministic Jitter Attenuators. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .10

1.2.12 Output Pre-Emphasis . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .12

1.2.13 CDR/RCLK Overview . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .12

1.2.14 General CDR/RCLK Features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .13

1.2.15 Multi-Rate CDR Data-Rate Selection . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .14

1.2.16 Frequency Acquisition . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .14

1.2.17 CDR/Reclocker Data Rate Programming (3G/HD/SD-SDI Video Rates Only) . . . . . . . . . . . . . . . . . . . . . .17

1.2.18 Ambient Temperature Range Limitations . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .18

1.2.19 Loss of Activity. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .18

1.2.20 Built-In Self Test (BIST) Overview . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .19

1.2.21 BIST Test Patterns . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .19

1.2.22 BIST Receiver (BIST Rx) Operation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .20

1.2.23 BIST Transmitter (BIST Tx) Operation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .20

1.2.24 Junction Temperature Monitor. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .20

1.2.25 IC Identification / Revision Code . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .21

Pin Definitions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .22

1.3

2125x-DSH-001-H

Mindspeed Technologies

Mindspeed Proprietary and Confidential

iii

Table of Contents

2.0

Product Specifications . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 26

2.1

2.2

2.3

2.4

2.5

2.6

2.7

2.8

Absolute Maximum Ratings . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .26

Recommended Operating Conditions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .27

Power Dissipation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .27

Input/Output Specifications . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .29

High-Speed Performance Specifications . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .36

Package Drawings and Surface Mount Assembly Details . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .40

PCB High-Speed Design and Layout Guidelines . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .46

Auto Rate Detect (ARD) for HD/SD-SDI Digital Video Rates . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .48

3.0

Registers. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 49

3.1

Global Control Registers . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .50

3.1.1

00h:Global Control . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .50

3.1.2

04h: External Reference Frequency Divider Control (RFD) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .50

3.1.3

05h:Master IC Reset. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .51

3.1.4

06h:IC Electronic Identification. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .51

3.1.5

07h:IC Revision Code . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .51

3.1.6

10h:Built In Self-Test (BIST) Receiver Channel Select . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .51

3.1.7

11h:Built In Self-Test (BIST) Receiver Main Control Register . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .52

3.1.8

12h:Built In Self-Test (BIST) Receiver Bit Error Counter . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .52

3.1.9

14h:Built In Self-Test (BIST) Transmitter Channel Select . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .53

3.1.10 15h:Built In Self-Test (BIST) Transmitter Main Control Register . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .53

3.1.11 17h:Built In Self-Test (BIST) Transmitter PLL Loss of Lock Register. . . . . . . . . . . . . . . . . . . . . . . . . . . .54

3.1.12 18h:Built In Self-Test (BIST) Transmitter PLL Control Register A . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .55

3.1.13 19h:Built In Self-Test (BIST) Transmitter PLL Control Register B . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .56

3.1.14 1Ah:Built In Self-Test (BIST) Transmitter PLL Control Register C . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .56

3.1.15 1Bh:Built In Self-Test (BIST) Transmitter 20 bit User Programmable Pattern . . . . . . . . . . . . . . . . . . . . .56

3.1.16 1Ch:Built In Self-Test (BIST) Transmitter 16/20 bit User Programmable Pattern. . . . . . . . . . . . . . . . . . .57

3.1.17 1Dh:Built In Self-Test (BIST) Transmitter 16/20 bit User Programmable Pattern. . . . . . . . . . . . . . . . . . .57

3.1.18 1Fh:Built In Self-Test (BIST) Transmitter Alarm . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .57

3.1.19 20h:Internal Junction Temperature Monitor. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .58

3.1.20 21h:Internal Junction Temperature Value. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .58

3.1.21 30h:CDR/RCLK Loss of Lock Register Alarm Status . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .59

3.1.22 31h:Loss of Activity Register Alarm Status . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .59

3.1.23 32h:VCO Trim Alarm Window . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .59

Individual Channel/CDR/RCLK Control . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .60

3.2.1

3.2.2

3.2.3

3.2.4

3.2.5

3.2.6

3.2.7

3.2.8

3.2.9

M0h:CDR N Control Register A . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .60

M1h:CDR/RCLK N Control Register B . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .61

M2h:CDR/RCLK N Control Register C . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .61

M3h:Output Buffer Control for CDR/RCLK N . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .62

M4h:Output Buffer Pre-Emphasis Control for Output N . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .63

M5h:Input Equalization Control for Output N . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .63

M6h:CDR/RCLK N Loop Bandwidth and Data Sampling Point Adjust. . . . . . . . . . . . . . . . . . . . . . . . . . . .64

M9h:CDR/RCLK N LOL Window Control . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .64

MAh: Jitter Reduction Control . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .66

3.2

2125x-DSH-001-H

Mindspeed Technologies

Mindspeed Proprietary and Confidential

DS-M21252-21 Related Products

	DS-M21252-21	340103101B60SFR116-4	340103102B33SFR116C-4	M21250-12	M21250G-12	DS-M21251-21
Description	Consumer Circuit, 10 X 10 MM, 0.50 MM PITCH, QFN-72	60 CONTACT(S), FEMALE, D MICROMINIATURE CONNECTOR, SOLDER, RECEPTACLE	33 CONTACT(S), FEMALE, D MICROMINIATURE CONNECTOR, SOLDER, RECEPTACLE	Consumer Circuit, 10 X 10 MM, 0.50 MM PITCH, QFN-72	Consumer Circuit, 10 X 10 MM, 0.50 MM PITCH, ROHS COMPLIANT, QFN-72	Consumer Circuit, 10 X 10 MM, 0.50 MM PITCH, QFN-72
Reach Compliance Code	compli	compliant	compliant	unknown	unknown	compliant
Is it Rohs certified?	incompatible	-	-	incompatible	conform to	incompatible
Parts packaging code	QFN	-	-	QFN	QFN	QFN
package instruction	HVQCCN, LCC72,.39SQ,20	-	-	HVQCCN, LCC72,.39SQ,20	HVQCCN, LCC72,.39SQ,20	HVQCCN, LCC72,.39SQ,20
Contacts	72	-	-	72	72	72
Commercial integrated circuit types	CONSUMER CIRCUIT	-	-	CONSUMER CIRCUIT	CONSUMER CIRCUIT	CONSUMER CIRCUIT
JESD-30 code	S-XQCC-N72	-	-	S-XQCC-N72	S-XQCC-N72	S-XQCC-N72
length	10 mm	-	-	10 mm	10 mm	10 mm
Humidity sensitivity level	1	-	-	1	3	1
Number of functions	1	-	-	1	1	1
Number of terminals	72	-	-	72	72	72
Maximum operating temperature	85 °C	-	-	85 °C	85 °C	85 °C
Minimum operating temperature	-40 °C	-	-	-40 °C	-40 °C	-40 °C
Package body material	UNSPECIFIED	-	-	UNSPECIFIED	UNSPECIFIED	UNSPECIFIED
encapsulated code	HVQCCN	-	-	HVQCCN	HVQCCN	HVQCCN
Encapsulate equivalent code	LCC72,.39SQ,20	-	-	LCC72,.39SQ,20	LCC72,.39SQ,20	LCC72,.39SQ,20
Package shape	SQUARE	-	-	SQUARE	SQUARE	SQUARE
Package form	CHIP CARRIER, HEAT SINK/SLUG, VERY THIN PROFILE	-	-	CHIP CARRIER, HEAT SINK/SLUG, VERY THIN PROFILE	CHIP CARRIER, HEAT SINK/SLUG, VERY THIN PROFILE	CHIP CARRIER, HEAT SINK/SLUG, VERY THIN PROFILE
Peak Reflow Temperature (Celsius)	225	-	-	225	260	225
power supply	1.2,1.8/3.3 V	-	-	1.2,1.8/3.3 V	1.2,1.8/3.3 V	1.2,1.8/3.3 V
Certification status	Not Qualified	-	-	Not Qualified	Not Qualified	Not Qualified
Maximum seat height	0.9 mm	-	-	0.9 mm	0.9 mm	0.9 mm
Maximum slew rate	490 mA	-	-	490 mA	490 mA	490 mA
Maximum supply voltage (Vsup)	1.26 V	-	-	1.26 V	1.26 V	1.26 V
Minimum supply voltage (Vsup)	1.14 V	-	-	1.14 V	1.14 V	1.14 V
surface mount	YES	-	-	YES	YES	YES
Temperature level	INDUSTRIAL	-	-	INDUSTRIAL	INDUSTRIAL	INDUSTRIAL
Terminal form	NO LEAD	-	-	NO LEAD	NO LEAD	NO LEAD
Terminal pitch	0.5 mm	-	-	0.5 mm	0.5 mm	0.5 mm
Terminal location	QUAD	-	-	QUAD	QUAD	QUAD
Maximum time at peak reflow temperature	NOT SPECIFIED	-	-	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED
width	10 mm	-	-	10 mm	10 mm	10 mm
ECCN code	-	EAR99	EAR99	5A991	5A991	-

Recommended Resources

Automatic telephone call recording circuit

keyed pulse encoder

HT-8656 circuit

FCOG6100 two-speed motor (or generator) controller

RTD cold junction compensation thermocouple input circuit 02

Four and a half digit LED counting circuit

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components