SN74LS257BND datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > logic> logic> SN74LS257BND

SN74LS257BND: DescriptionLS SERIES, QUAD 2 LINE TO 1 LINE MULTIPLEXER, TRUE OUTPUT, PDIP16, PLASTIC, DIP-16; Categorylogic logic; File Size97KB，4 Pages; ManufacturerMotorola ( NXP ); Websitehttps://www.nxp.com

Download Datasheet Parametric Compare View All

SN74LS257BND Overview

LS SERIES, QUAD 2 LINE TO 1 LINE MULTIPLEXER, TRUE OUTPUT, PDIP16, PLASTIC, DIP-16

SN74LS257BND Parametric

Parameter Name	Attribute value
Is it Rohs certified?	incompatible
Maker	Motorola ( NXP )
Parts packaging code	DIP
package instruction	DIP, DIP16,.3
Contacts	16
Reach Compliance Code	unknown
series	LS
JESD-30 code	R-PDIP-T16
JESD-609 code	e0
length	19.175 mm
Load capacitance (CL)	45 pF
Logic integrated circuit type	MULTIPLEXER
MaximumI(ol)	0.024 A
Number of functions	4
Number of entries	2
Output times	1
Number of terminals	16
Maximum operating temperature	70 °C
Minimum operating temperature
Output characteristics	3-STATE
Output polarity	TRUE
Package body material	PLASTIC/EPOXY
encapsulated code	DIP
Encapsulate equivalent code	DIP16,.3
Package shape	RECTANGULAR
Package form	IN-LINE
Peak Reflow Temperature (Celsius)	NOT SPECIFIED
power supply	5 V
Maximum supply current (ICC)	16 mA
Prop。Delay @ Nom-Sup	21 ns
propagation delay (tpd)	21 ns
Certification status	Not Qualified
Maximum seat height	4.44 mm
Maximum supply voltage (Vsup)	5.25 V
Minimum supply voltage (Vsup)	4.75 V
Nominal supply voltage (Vsup)	5 V
surface mount	NO
technology	TTL
Temperature level	COMMERCIAL
Terminal surface	Tin/Lead (Sn/Pb)
Terminal form	THROUGH-HOLE
Terminal pitch	2.54 mm
Terminal location	DUAL
Maximum time at peak reflow temperature	NOT SPECIFIED
width	7.62 mm

Preview

Download Datasheet

View All

SN74LS257BND Related Products

	SN74LS257BND	SN74LS258BDR2	SN74LS258BND	SN74LS257BDR2	SN54LS257BJD	SN54LS258BJD
Description	LS SERIES, QUAD 2 LINE TO 1 LINE MULTIPLEXER, TRUE OUTPUT, PDIP16, PLASTIC, DIP-16	LS SERIES, QUAD 2 LINE TO 1 LINE MULTIPLEXER, INVERTED OUTPUT, PDSO16, PLASTIC, SOIC-16	LS SERIES, QUAD 2 LINE TO 1 LINE MULTIPLEXER, INVERTED OUTPUT, PDIP16, PLASTIC, DIP-16	LS SERIES, QUAD 2 LINE TO 1 LINE MULTIPLEXER, TRUE OUTPUT, PDSO16, PLASTIC, SOIC-16	Multiplexer, LS Series, 4-Func, 2 Line Input, 1 Line Output, True Output, TTL, CDIP16, CERAMIC, DIP-16	LS SERIES, QUAD 2 LINE TO 1 LINE MULTIPLEXER, INVERTED OUTPUT, CDIP16, CERAMIC, DIP-16
package instruction	DIP, DIP16,.3	SOP, SOP16,.25	DIP, DIP16,.3	SOP, SOP16,.25	DIP,	DIP,
Reach Compliance Code	unknown	unknown	unknown	unknown	unknown	unknown
series	LS	LS	LS	LS	LS	LS
JESD-30 code	R-PDIP-T16	R-PDSO-G16	R-PDIP-T16	R-PDSO-G16	R-GDIP-T16	R-GDIP-T16
length	19.175 mm	9.9 mm	19.175 mm	9.9 mm	19.3 mm	19.3 mm
Load capacitance (CL)	45 pF	45 pF	45 pF	45 pF	45 pF	45 pF
Logic integrated circuit type	MULTIPLEXER	MULTIPLEXER	MULTIPLEXER	MULTIPLEXER	MULTIPLEXER	MULTIPLEXER
Number of functions	4	4	4	4	4	4
Number of entries	2	2	2	2	2	2
Output times	1	1	1	1	1	1
Number of terminals	16	16	16	16	16	16
Maximum operating temperature	70 °C	70 °C	70 °C	70 °C	125 °C	125 °C
Output characteristics	3-STATE	3-STATE	3-STATE	3-STATE	3-STATE	3-STATE
Output polarity	TRUE	INVERTED	INVERTED	TRUE	TRUE	INVERTED
Package body material	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	CERAMIC, GLASS-SEALED	CERAMIC, GLASS-SEALED
encapsulated code	DIP	SOP	DIP	SOP	DIP	DIP
Package shape	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR
Package form	IN-LINE	SMALL OUTLINE	IN-LINE	SMALL OUTLINE	IN-LINE	IN-LINE
Maximum supply current (ICC)	16 mA	14 mA	14 mA	16 mA	16 mA	14 mA
propagation delay (tpd)	21 ns	21 ns	21 ns	21 ns	21 ns	21 ns
Certification status	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified
Maximum seat height	4.44 mm	1.75 mm	4.44 mm	1.75 mm	4.19 mm	4.19 mm
Maximum supply voltage (Vsup)	5.25 V	5.25 V	5.25 V	5.25 V	5.5 V	5.5 V
Minimum supply voltage (Vsup)	4.75 V	4.75 V	4.75 V	4.75 V	4.5 V	4.5 V
Nominal supply voltage (Vsup)	5 V	5 V	5 V	5 V	5 V	5 V
surface mount	NO	YES	NO	YES	NO	NO
technology	TTL	TTL	TTL	TTL	TTL	TTL
Temperature level	COMMERCIAL	COMMERCIAL	COMMERCIAL	COMMERCIAL	MILITARY	MILITARY
Terminal form	THROUGH-HOLE	GULL WING	THROUGH-HOLE	GULL WING	THROUGH-HOLE	THROUGH-HOLE
Terminal pitch	2.54 mm	1.27 mm	2.54 mm	1.27 mm	2.54 mm	2.54 mm
Terminal location	DUAL	DUAL	DUAL	DUAL	DUAL	DUAL
width	7.62 mm	3.9 mm	7.62 mm	3.9 mm	7.62 mm	7.62 mm
Maker	Motorola ( NXP )	Motorola ( NXP )	Motorola ( NXP )	Motorola ( NXP )	-	Motorola ( NXP )
Parts packaging code	DIP	SOIC	DIP	SOIC	-	DIP
Contacts	16	16	16	16	-	16
JESD-609 code	e0	e0	e0	e0	-	-
MaximumI(ol)	0.024 A	0.024 A	0.024 A	0.024 A	-	-
Encapsulate equivalent code	DIP16,.3	SOP16,.25	DIP16,.3	SOP16,.25	-	-
power supply	5 V	5 V	5 V	5 V	-	-
Prop。Delay @ Nom-Sup	21 ns	21 ns	21 ns	21 ns	-	-
Terminal surface	Tin/Lead (Sn/Pb)	Tin/Lead (Sn/Pb)	Tin/Lead (Sn/Pb)	Tin/Lead (Sn/Pb)	-	-
Base Number Matches	-	1	1	1	1	-

Recommended Resources

Pulse monitoring signal generation circuit composed of monostable trigger

additional preamplifier

Practical tone circuit with R4 attached

Zero sequence voltage phase failure protection circuit

4017 encoding circuit

Negative voltage to positive voltage conversion circuit diagram 2

The principle, development and application of DSP chip: The principle, development and application of DSP chip...; songbo DSP and ARM Processors

Fully proven 5V analog signal isolation circuit based on rail-to-rail op amps: [i=s] This post was last edited by dontium on 2015-1-23 13:31 [/i] 5V/5V analog isolation, pay attention to the front-end R1, R2 and op amp types, the system is 5V powered, can achieve full input and ...; fish001 Analogue and Mixed Signal

Comparison of Tektronix TDS and Agilent Infiniium Oscilloscopes.pdf: white paper...; zero3360 Test/Measurement

How to modify IE default connection settings: In Windows Mobile, IE uses Internet settings to dial up by default. If I create a new WAP connection method, how can I change it to the default connection method of IE? Many softwares have their own d...; shshyy Embedded System

FPGA expansion asynchronous serial port: The FPGA expands the asynchronous serial port. The differential signal output by the max485 chip is sent to the external device, but there is no response (if the signal is sent directly through the PC...; eeleader FPGA/CPLD

How to solve the problem of "no space" when installing software on BeagleBone Black after updating to official Debian?: Phenomenon: [/b][/size][/font][/backcolor][/p][p=26, null, left][backcolor=rgb(255, 255, 255)][font=Arial][size=14px]After updating bone-debian-7.5-2014-05-14-2gb.img to my 8GB SD card today, I ran th...; yuanlai2010 DSP and ARM Processors

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components