EEWORLDEEWORLDEEWORLD

Part Number

Search

29.401.0653.0

Description
Strip Terminal Block, 20A, 1 Row(s), 1 Deck(s),
CategoryThe connector    terminals   
File Size82KB,1 Pages
ManufacturerWieland Electric GmbH
Websitehttps://www.wieland-electric.com/
Download Datasheet Parametric View All

29.401.0653.0 Overview

Strip Terminal Block, 20A, 1 Row(s), 1 Deck(s),

29.401.0653.0 Parametric

Parameter NameAttribute value
Reach Compliance Codecompli
ECCN codeEAR99
Other featuresPOLYAMIDE6
Fastening methodSCREW
Installation typeCABLE
Number of layers1
Rows1
Number of channels6
Rated current20 A
Rated voltage250 V
safety certificateUL; CSA
Terminal and terminal strip typesSTRIP TERMINAL BLOCK
Wire gauge12 AWG
Base Number Matches1
appliance
appliance
TERMINALS
Material:
Insulating housing: Polyamide 6 ivory
Hardness test at 125 °C
Glow-wire test with 850 °C
Tracking test PTI 250
Clamping body: nickel-plated brass
Wire protection: phosphor bronze
Clamping screws: steel, zinc-plated and
dichromated
These terminal strips are designed for use
under extreme conditions according to
EN 60335-1/ DIN VDE 0700 T1.
Terminals with wire protection DS are fitted
with a wire protection guard inside the
clamping body, which prevents damage to
the connected wire.
The clamping screws are secured against
loosening and provide vibration-proof
connections.
Unbreakable terminal strips for compact spaces,
Type
KL 16 PA
M3
5.5
Type KL 16 PA 2.5 mm
2
without wire protection
DIN VDE 0110 (fixed position)
UL ratings
CSA ratings
EN 60335-1/DIN VDE 0700 T1
Approvals
Poles
G
T
Type KL 16 PA 2.5 mm
2
with wire protection (DS)
500 V/6 kV/3
No. 22-12 AWG
No. 22-12 AWG
AC 400 V; 10 A;
250 V 20 A
300 V 25 A
1 – 1.5 mm
2
/1 – 2.5 mm
2
Std. Pack
500 V/6 kV/3
No. 22-12 AWG
No. 22-12 AWG
AC 400 V; 10 A;
xqw
Type
250 V 20 A
300 V 25 A
1 – 1.5 mm
2
/1 – 2.5 mm
2
Std. Pack
Part No.
xqw
Type
Part No.
4
6
8
12
16
20
33.4
44.2
55
76.6
98.2
119.8
27
37.8
48.6
70
91.8
113.4
KL 16/4 PA
KL 16/6 PA
KL 16/8 PA
KL 16/12 PA
KL 16/16 PA
KL 16/20 PA
29.400.0453.0
29.400.0653.0
29.400.0853.0
29.400.1253.0
29.400.1653.0
29.400.2053.0
65
50
40
30
20
20
KL 16/4 PA DS
KL 16/6 PA DS
KL 16/8 PA DS
KL 16/12 PA DS
KL 16/16 PA DS
KL 16/20 PA DS
29.401.0453.0
29.401.0653.0
29.401.0853.0
29.401.1253.0
29.401.1653.0
29.401.2053.0
65
50
40
30
20
20
Accessories
Marking plate, white PVC,
marking surface on both sides
and four plastic pins polyamide
to fasten the marking plate
4
6
8
12
16
20
Fastening pins
Marked marking plates,
4 to 20 pole
4
to
20
Jumper bars of E-Cu
80
2
428.6
7.4
BZKL 16/4 ZB
to
BZKL 16/20 ZB
33.4
44.2
55
76.6
98.2
119.8
27
37.8
48.6
70
91.8
113.4
BZKL 16/4 Z
BZKL 16/6 Z
BZKL 16/8 Z
BZKL 16/12 Z
BZKL 16/16 Z
BZKL 16/20 Z
Z4.102.0480.0
Z4.102.0680.0
Z4.102.0880.0
Z4.102.1280.0
Z4.102.1680.0
Z4.102.2080.0
05.592.1152.0
Z4.802.0480.0
to
Z4.802.2080.0
07.250.1627.0
07.250.0027.0
100
10
10
100
100
100
100
100
100
400
100
BZKL 16/4 ZB
to
BZKL 16/20 ZB
BZKL 16/4 Z
BZKL 16/6 Z
BZKL 16/8 Z
BZKL 16/12 Z
BZKL 16/16 Z
BZKL 16/20 Z
Z4.102.0480.0
Z4.102.0680.0
Z4.102.0880.0
Z4.102.1280.0
Z4.102.1680.0
Z4.102.2080.0
05.592.1152.0
Z4.802.0480.0
to
Z4.802.2080.0
07.250.1627.0
07.250.0027.0
100
10
10
100
100
100
100
100
100
400
100
1386
Subject to change without further notice
Electronic Components Basics Tutorial
Very basic tutorial on component knowledge...
songbo MCU
How to create a simulation library for Lattic devices in Modelsim
Question: There are many methods for setting up simulation libraries for Xilinx and Altera under Modeksim simulation , but there is no discussion of the method for Lattic simulation library. The key i...
eeleader FPGA/CPLD
Could you please help me see where is the error in this program?
I would be very grateful for the program of infrared remote control electronic password lock!...
冷枫yj MCU
Comprehensive questions about LINT-1.
After linking, the warning of check_design is: Warning: In design 'shift', cell 'B_4' does not drive any nets. (LINT-1) Warning: In design 'shift', cell 'B_5' does not drive any nets. (LINT-1) Warning...
eeleader FPGA/CPLD
I want the code and ideas to monitor CPU and memory status under vxworks+tonado. Thank you very much! ! ! !
As the title says, someone said to use spy to implement it, can anyone provide pseudo code? ? Thank you...
hyz5122 Real-time operating system RTOS
When CMOS meets TTL
[i=s]This post was last edited by fish001 on 2018-6-26 17:51[/i] [size=4] When COMS meets TTL, there is only confusion at this stage, because there is no rational understanding of the connection and d...
fish001 Analogue and Mixed Signal

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 124  1775  1328  1700  1944  3  36  27  35  40 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号