530QB83M0000DG datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Passive components> oscillator> 530QB83M0000DG

530QB83M0000DG: DescriptionCMOS/TTL Output Clock Oscillator, 83MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

530QB83M0000DG Overview

CMOS/TTL Output Clock Oscillator, 83MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530QB83M0000DG Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
package instruction	ROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Code	unknown
Other features	TRAY
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	20%
JESD-609 code	e4
Manufacturer's serial number	530
Installation features	SURFACE MOUNT
Nominal operating frequency	83 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	CMOS/TTL
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	3.63 V
Minimum supply voltage	2.97 V
Nominal supply voltage	3.3 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

Touch alarm circuit (2)

Grain temperature measuring instrument circuit

High power oscillator circuit with small distortion

Circuit using NCP3065/NCP3066 to drive LED

Hemisphere HD-75 high temperature electronic disinfection cabinet circuit diagram

INA110 type instrument amplifier circuit

How can wince5.0 receive Bluetooth headset key press messages?: I modified the code in C:\WINCE500\PRIVATE\WINCEOS\COMM\BLUETOOTH, but it still cannot be compiled even after full compilation. Is there any way to intercept the Bluetooth headset key press messages?...; liuzh Embedded System

FPGA&CPLD Data Download: Share some FPGA and CPLD information with you. Welcome to download...; ljlujie FPGA/CPLD

AMD K8L data exposed to add independent core power management: Recently at the In-Stat Microprocessor Spring Forum, AMD senior engineer Chuck Moore revealed more information about the K8L microarchitecture, which is AMD's future quad-core architecture. As a Taiwa...; zbz0529 Power technology

Mixed programming passing variables through the stack: In mixed programming, if there are more than two formal parameters, they are passed through the stack. So how to use these parameters in assembly?...; zqrain Microcontroller MCU

[Play with C2000 Launchpad] Two-wheeled self-balancing car: I have recently become interested in attitude sensors, which are very useful in the fields of flight control and so on. A two-wheeled car can stand stably, all thanks to the attitude sensor. I plan to...; sunbowei2000 Microcontroller MCU

Terminator 9800GT/512M/128BIT graphics card: Detailed information Specifications 9800GT 512M 128B Quantity 100 Description Brand new 9800GT 512M 128B DDR3 3 copper tubes dual fans...; tudi Embedded System

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components