EEWORLDEEWORLDEEWORLD

Part Number

Search

IM0-65608V-45

Description
Standard SRAM, 128KX8, 45ns, CMOS,
Categorystorage    storage   
File Size549KB,10 Pages
ManufacturerTEMIC
Websitehttp://www.temic.de/
Download Datasheet Parametric View All

IM0-65608V-45 Overview

Standard SRAM, 128KX8, 45ns, CMOS,

IM0-65608V-45 Parametric

Parameter NameAttribute value
MakerTEMIC
Reach Compliance Codeunknown
Maximum access time45 ns
JESD-30 codeR-XUUC-N31
memory density1048576 bit
Memory IC TypeSTANDARD SRAM
memory width8
Number of functions1
Number of ports1
Number of terminals31
word count131072 words
character code128000
Operating modeASYNCHRONOUS
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
organize128KX8
Output characteristics3-STATE
ExportableYES
Package body materialUNSPECIFIED
encapsulated codeDIE
Package shapeRECTANGULAR
Package formUNCASED CHIP
Parallel/SerialPARALLEL
Certification statusNot Qualified
Minimum standby current2 V
Maximum supply voltage (Vsup)5.5 V
Minimum supply voltage (Vsup)4.5 V
Nominal supply voltage (Vsup)5 V
surface mountYES
technologyCMOS
Temperature levelINDUSTRIAL
Terminal formNO LEAD
Terminal locationUPPER
[ESP32 Learning_1] The first ESP32-S3 example - hello_world
[i=s]This post was last edited by mars4zhu on 2022-7-16 20:00[/i]The first ESP32-S3 example - hello_worldCompile and runFollowing the step-by-step instructions in the document, execute the following c...
mars4zhu DigiKey Technology Zone
[Xiao Meige FPGA Advanced Tutorial] Chapter 11 Four-channel Amplitude-Frequency-Phase Adjustable DDS Signal Generator
[align=center][color=#000][size=15px][b][size=6]XI. Four-channel DDS signal generator with adjustable amplitude, frequency and phase[/size][/b][/size][/color][/align] [align=center][color=#000][size=1...
芯航线跑堂 FPGA/CPLD
What to do after wince starts and initializes FLASH?
Please tell me, when wince starts, what operations are performed after initializing FLASH? How can I know whether FLASH initialization is successful? Thank you...
xfzhaoyong Embedded System
Xi'an Datang Telecom FPGA/CPLD Design Experience Sharing
Let's learn together and make progress together. . . . [[i] This post was last edited by Heshixifengbeihuashan on 2010-11-22 10:56 [/i]]...
何事西风悲画扇 FPGA/CPLD
EMIF SDRAM Addressing
[size=5][color=#0000ff]EMIF_SDRAM I wrote a question about it before. Now I want to ask how the address of SDRAM is obtained. I know that SDRAM is divided into row address and column address. But I do...
YXQWXN DSP and ARM Processors

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1797  749  460  346  2884  37  16  10  7  59 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号