P100PH05FH datasheet, PDF - EEWORLD Datasheet

P100PH05FH: DescriptionSilicon Controlled Rectifier, 175 A, 500 V, SCR; CategoryAnalog mixed-signal IC Trigger device; File Size388KB，5 Pages; ManufacturerIXYS

Download Datasheet Parametric View All

P100PH05FH Overview

Silicon Controlled Rectifier, 175 A, 500 V, SCR

Parameter Name	Attribute value
Maker	IXYS
package instruction	POST/STUD MOUNT, O-MUPM-H3
Reach Compliance Code	unknown
Other features	FAST
Nominal circuit commutation break time	30 µs
Configuration	SINGLE
Critical rise rate of minimum off-state voltage	200 V/us
Maximum DC gate trigger current	200 mA
Maximum DC gate trigger voltage	3 V
Maximum holding current	600 mA
JESD-30 code	O-MUPM-H3
Number of components	1
Number of terminals	3
Package body material	METAL
Package shape	ROUND
Package form	POST/STUD MOUNT
Certification status	Not Qualified
Maximum rms on-state current	175 A
Maximum repetitive peak off-state leakage current	20000 µA
Off-state repetitive peak voltage	500 V
Repeated peak reverse voltage	500 V
surface mount	NO
Terminal form	HIGH CURRENT CABLE
Terminal location	UPPER
Trigger device type	SCR

[AT-START-F425 Review] AT32F425 cannot create a project with RT_T: From the relevant introduction, we know that AT-START-F425 development board supports RT_T to build its development environment. Since I used MDK before, I want to try RT_T for development this time. ...; jinglixixi Domestic Chip Exchange

Following the previous post "Avnet's spartan-6LX9 is in use...": It has been a long time since I last updated the previous post. I can no longer update it. Now I can only post again. Previous post address: https://bbs.eeworld.com.cn/thread-297778-1-1.html This boar...; ottomia1 FPGA/CPLD

28335 AD sampling (single mode, continuous mode, DMA transfer): [p=26, null, left][font=Arial][size=14px][color=#000000]Three modes are configured, namely single mode, continuous mode and DMA transfer[/color][/size][/font][/p][p=26, null, left][font=Arial][size=14...; 灞波儿奔 Microcontroller MCU

The relationship between FPGA memories: The relationship between FPGA memories...; 雷北城 FPGA/CPLD

Commemorating the first blog registration-March 8, 2011: I have been in the IC industry for more than 10 years and have always wanted to join a professional online community organization. I finally made it happen on March 8, 2011. I will take half an hour e...; timothytangsb Analog electronics

Latest MicroPython firmware for nRF52840D: I got the nRF52840DK development board today, and MicroPython was upgraded to v1.10, so I updated the MicroPython firmware of the development board. [url]https://github.com/micropython-Chinese-Communi...; dcexpert MicroPython Open Source section

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components