datasheet
EEWORLDEEWORLDEEWORLD
Datasheet
Part Number

Keyword

Search
Keyword

Part Number

Search
Datasheet> All Categories > Analog mixed-signal IC> The signal circuit> CD-700-LAC-GKB-44M7360000
PDF
Preview

CD-700-LAC-GKB-44M7360000

Description
Phase Locked Loop, CQCC16
CategoryAnalog mixed-signal IC    The signal circuit   
File Size1MB，15 Pages
ManufacturerMicrochip
Websitehttps://www.microchip.com
Download Datasheet Parametric Compare View All

CD-700-LAC-GKB-44M7360000 Overview

Phase Locked Loop, CQCC16

CD-700-LAC-GKB-44M7360000 Parametric

Parameter NameAttribute value
MakerMicrochip
package instructionSMD-16
Reach Compliance Codecompliant
Analog Integrated Circuits - Other TypesPHASE LOCKED LOOP
JESD-30 codeR-CQCC-N16
length7.49 mm
Number of functions1
Number of terminals16
Maximum operating temperature70 °C
Minimum operating temperature
Package body materialCERAMIC, METAL-SEALED COFIRED
encapsulated codeQCCN
Package shapeRECTANGULAR
Package formCHIP CARRIER
Maximum seat height2.13 mm
Maximum supply voltage (Vsup)3.63 V
Minimum supply voltage (Vsup)2.97 V
Nominal supply voltage (Vsup)3.3 V
surface mountYES
Temperature levelCOMMERCIAL
Terminal formNO LEAD
Terminal pitch1.02 mm
Terminal locationQUAD
width5.08 mm

CD-700-LAC-GKB-44M7360000 Preview

CD-700
Complete VCXO Based Phase
Lock Loop
Features
5 x 7.5 x 2 mm, smallest VCXO PLL available
Output Frequencies to 77.76 MHz
5.0 or 3.3 Vdc operation
Tri-State Output
Holdover on Loss of Signal Alarm
VCXO with CMOS outputs
0/70 or –40/85
C
temperature range
Hermetically sealed ceramic SMD package
Product is compliant to RoHS directive
Applications
Frequency Translation
Clock Smoothing, Clock Switching
LO
S
(8)
PHO OPN
(3)
(2)
OPOUT
(1)
VC
(16)
LOSIN
(4)
NRZ Clock recovery
DSLAM, ADM, ATM, Aggregation, Optical
Switching/Routing, Base Station
DATAIN
(5)
CLKIN
(6)
Phase
Detector
and LOS
OP-Amp
Optional
2
n
Divider
OUT2
(11)
O
VCXO
OUT1
(13)
Synchronous Ethernet
Low jitter PLL’s
Description
The VI CD-700 is a user-configurable crystal
based PLL integrated circuit. It includes a digital
phase detector, op-amp, VCXO and additional
integrated functions for use in digital
synchronization applications. Loop filter software
is available as well SPICE models for circuit
simulation.
RCLK RDATA
(9)
(10)
OPP
(15)
GND
(7)
VDD
(14)
HIZ
(12)
Figure 1. CD-700 Block Diagram
CD-700, VCXO Based PLL
Performance Characteristics
Table 1. Electrical Performance
Parameter
Output Frequency (ordering
option)
OUT1, 5.0 V option
OUT1, 3.3 V option
Supply Voltage
1
+5.0
+3.3
Supply Current
Output Logic Levels
Output Logic High
2
Output Logic Low
2
Output Transition Times
Rise Time
2
Fall Time
2
Input Logic Levels
Output Logic High
2
Output Logic Low
2
Loss of Signal Indication
Output Logic High
2
Output Logic Low
2
Nominal Frequency on Loss of Signal
Output 1
Output 2
Symmetry or Duty Cycle
3
Out 1
Out 2
RCLK
Absolute Pull Range (ordering
option)
over operating temperature, aging, and
power supply variations
Symbol
Min
1.000
1.000
Typical
Maximum
77.760
77.760
Units
MHz
MHz
V
V
mA
V
V
ns
ns
V
V
V
V
ppm
ppm
%
%
%
ppm
V
DD
4.5
2.97
I
DD
V
OH
V
OL
t
R
t
F
V
IH
V
IL
V
OH
V
OL
2.0
0.5
2.5
0.5
75
75
SYM1
SYM2
RCLK
APR
40/60
45/55
40/60
50
80
100
0.5
0.3
Positive
0.53
0.35
0/70 or –40/85
I
VCXO
1
rad/V
rad/V
C
uA
2.5
0.5
5
5
5.0
3.3
5.5
3.63
63
Test Conditions for APR (+5.0 V option)
Test Conditions for APR (+3.3 V option)
Gain Transfer
Phase Detector Gain
+5V option
+3.3V option
Operating temperature (ordering
option)
Control Voltage Leakage Current
V
C
V
C
4.5
3.0
V
V
1. A 0.01uF and 0.1uF parallel capacitor should be located as close to pin 14 as possible (and grounded).
2. Figure 2 defines these parameters. Figure 3 illustrates the equivalent five gate TTL load and operating conditions under which
these parameters are tested and specified. Loads greater than 15 pF will adversely effect rise/fall time as well as symmetry.
3. Symmetry is defined as (ON TIME/PERIOD with Vs=1.4 V for both 5.0 V and 3.3 V operation.
t
R
80
%
t
F
I
DD
14
13
7
15pF
650
1.4V
20
%
V
DD
+
-
.
1F
.01F
I
C
V
C
16
+
-
On Time
Period
1.8k
Figure 2. Output Waveform
Figure 3. OUT1, OUT2, RCLK, RDATA
Test Conditions (255°C)
CD-700, VCXO Based PLL
Absolute Maximum Ratings
Stresses in excess of the absolute maximum ratings can permanently damage the device. Functional
operation is not implied at these or any other conditions in excess of conditions represented in the
operational sections of this data sheet. Exposure to absolute maximum ratings for extended periods may
adversely affect device reliability.
Table 2. Absolute Maximum Ratings
Parameter
Power Supply
Storage Temperature
Soldering Temperature/Duration
Clock and Data Input Range
Symbol
V
DD
Tstorage
T
PEAK
/ t
P
CLKIN, DATAIN
Ratings
7
-55/125
260 / 40
Gnd-0.5 to V
DD
+0.5
Unit
Vdc
C
C/sec
V
Reliability
The CD-700 is capable of meeting the following qualification tests.
Table 3. Environmental Compliance
Parameter
Mechanical Shock
Mechanical Vibration
Solderability
Gross and Fine Leak
Resistance to Solvents
Conditions
MIL-STD-883, Method 2002
MIL-STD-883, Method 2007
MIL-STD-883, Method 2003
MIL-STD-883, Method 1014, 100% Tested
MIL-STD-883, Method 2016
Handling Precautions
Although ESD protection circuitry has been designed into the the CD-700, proper precautions should be
taken when handling and mounting. VI employs a Human Body Model (HBM) and a Charged Device
Model (CDM) for ESD susceptibility testing and design protection evaluation. ESD thresholds are
dependent on the circuit parameters used to define the model.
Table 4. Predicted ESD Ratings
Model
Human Body Model
Charged Device Model
Minimum
1500 V
1000 V
Conditions
MIL-STD 883, Method 3015
JESD 22-C101
Page 3 of 15
CD-700, VCXO Based PLL
CD-700 Theory of Operation
Phase Detector
The phase detector has two buffered inputs (DATAIN and CLKIN) which are designed to switch at
1.4 volts. DATAIN is designed to accept an NRZ data stream but may also be used for clock signals
which have a 50% duty cycle. CLKIN is connected to OUT1 or OUT2, or a divided version of one of these
outputs. CLKIN and DATAIN and are protected by ESD diodes and should not exceed the power supply
voltage or ground by more than a few hundred millivolts.
The phase detector is basically a latched flip flop/exclusive-or gate/differential amplifier filter design to
produce a DC signal proportional to the phase between the CLKIN and DATAIN signals (see Figure 4 for
a block diagram and Figure 5 for an open loop transfer curve). This will simplify the PLL design as the
designer does not have to filter narrow pulse signals to a DC level. Under locked conditions the rising
edge of CLKIN will be centered in the middle of the DATAIN signal (see Figure 6).
The phase detector gain is 0.53V/rad x data density for 5volt operation and 0.35V/rad x data density for
3.3 volt operation. Data density is equal to 1.0 for clock signals and is system dependent on coding and
design for NRZ signals, but 0.25 could be used as a starting point for data density.
The phase detector output is a DC signal for DATAIN frequencies greater than 1 MHz but produces
significant ripple when inputs are less than 200 kHz. Additional filtering is required for lower input
frequencies applications such as 8kHz (see Figures 8 and 9 as examples).
Under closed loop conditions the active filter has a blocking capacitor which provides a very high DC
gain, so under normal locked conditions and input frequencies >1 MHz, PHO will be about V
DD
/2 and will
not vary significantly with changes in input frequency (within lock range). The control voltage (pin 16) will
vary according to the input frequency offset, but PHO will remain relatively constant.
Data In
(pin 5)
D
Clock In
(pin 6)
Q
1
30 k
20 k
D
Q
2
PHO
(pin 3)
Gain = V
DD
/ 2
Gain = 2 / 3
Figure 4. Simplified Phase Detector Block Diagram
Page 4 of 15
CD-700, VCXO Based PLL
V
DD

V
d
V
DD
/2
0

Relative
Phase (
e
)
0V
Gain Slope = V
DD
/ 2
Figure 5. Open Loop Phase Detector Transfer Curve
Recovered Clock and Data Alignment Outputs
The CD-700 is designed to recover an embedded clock from an NRZ data signal and retime it with a data
pattern. In this application, the VCXO frequency is exactly the same frequency as the NRZ data rate and
the outputs are taken off Pin 9 (RCLK), and Pin 10 (RDATA). Under locked conditions, the falling edge of
RCLK is centered in the RDATA pattern. Also, there is a 1.5 clock cycle delay between DATAIN and
RDATA. Figure 6 shows the relationship between the DATAIN, CLKIN, RDATA and RCLK.
Data In
DATAIN
Clock In
CLKIN
Recovered Data
RDATA
Recovered Clock
RCLK
Data1
Figure 6. Clock and Data Timing Relationships for the NRZ data
Other RZ encoding schemes such as Manchester or AMI can be accomodated by using a CD-700 at
twice the baud rate.
Loss of Signal, LOS and LOSIN
The LOS circuit provides an output alarm flag when the DATAIN input signal is lost. The LOS output is
normally a logic low and is set to a logic high after 256 consecutive clock periods on CLKIN with no
detected DATAIN transitions. This signal can be used to either flag external alarm circuits and/or drive the
CD-700’s LOSIN input. When LOSIN is set to a logic high, the VCXO control voltage (pin 16) is switched
to an internal voltage which sets OUT1 and OUT2 to center frequency +/-75ppm. Also, LOS automatically
closes the op amp feedback which means the op-amp is a unity gain buffer and will produce a DC voltage
equal to the +op amp voltage (pin 15), usually V
DD
/2.
VCXO and Absolute Pull Range (APR) Specification
Page 5 of 15
More (Only the first 5 pages are displayed. Please Download Datasheet to view the full content.) >

CD-700-LAC-GKB-44M7360000 Related Products

CD-700-LAC-GKB-44M7360000 CD-700-LAF-GKB-44M7360000 CD-700-KAC-HCB-16M3840000 CD-700-LAC-GKB-16M3840000 CD-700-LAC-HAB-30M0000000 CD-700-LAC-NCB-19M4400000 CD-700-LAF-GBB-12M3520000 CD-700-LAF-GKB-16M3840000 CD-700-LAF-GKB-32M7680000 CD-700-LAC-HAB-27M0000000
Description Phase Locked Loop, CQCC16 Phase Locked Loop, CQCC16 Phase Locked Loop, CQCC16 Phase Locked Loop, CQCC16 Phase Locked Loop, CQCC16 Phase Locked Loop, CQCC16 Phase Locked Loop, CQCC16 Phase Locked Loop, CQCC16 Phase Locked Loop, CQCC16 Phase Locked Loop, CQCC16
Maker Microchip Microchip Microchip Microchip Microchip Microchip Microchip Microchip Microchip Microchip
package instruction SMD-16 SMD-16 SMD-16 SMD-16 SMD-16 SMD-16 SMD-16 SMD-16 SMD-16 SMD-16
Reach Compliance Code compliant compliant compli compli compli compli compli compli compli compli
Analog Integrated Circuits - Other Types PHASE LOCKED LOOP PHASE LOCKED LOOP PHASE LOCKED LOOP PHASE LOCKED LOOP PHASE LOCKED LOOP PHASE LOCKED LOOP PHASE LOCKED LOOP PHASE LOCKED LOOP PHASE LOCKED LOOP PHASE LOCKED LOOP
JESD-30 code R-CQCC-N16 R-CQCC-N16 R-CQCC-N16 R-CQCC-N16 R-CQCC-N16 R-CQCC-N16 R-CQCC-N16 R-CQCC-N16 R-CQCC-N16 R-CQCC-N16
length 7.49 mm 7.49 mm 7.49 mm 7.49 mm 7.49 mm 7.49 mm 7.49 mm 7.49 mm 7.49 mm 7.49 mm
Number of functions 1 1 1 1 1 1 1 1 1 1
Number of terminals 16 16 16 16 16 16 16 16 16 16
Maximum operating temperature 70 °C 85 °C 70 °C 70 °C 70 °C 70 °C 85 °C 85 °C 85 °C 70 °C
Package body material CERAMIC, METAL-SEALED COFIRED CERAMIC, METAL-SEALED COFIRED CERAMIC, METAL-SEALED COFIRED CERAMIC, METAL-SEALED COFIRED CERAMIC, METAL-SEALED COFIRED CERAMIC, METAL-SEALED COFIRED CERAMIC, METAL-SEALED COFIRED CERAMIC, METAL-SEALED COFIRED CERAMIC, METAL-SEALED COFIRED CERAMIC, METAL-SEALED COFIRED
encapsulated code QCCN QCCN QCCN QCCN QCCN QCCN QCCN QCCN QCCN QCCN
Package shape RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR
Package form CHIP CARRIER CHIP CARRIER CHIP CARRIER CHIP CARRIER CHIP CARRIER CHIP CARRIER CHIP CARRIER CHIP CARRIER CHIP CARRIER CHIP CARRIER
Maximum seat height 2.13 mm 2.13 mm 2.13 mm 2.13 mm 2.13 mm 2.13 mm 2.13 mm 2.13 mm 2.13 mm 2.13 mm
Maximum supply voltage (Vsup) 3.63 V 3.63 V 5.5 V 3.63 V 3.63 V 3.63 V 3.63 V 3.63 V 3.63 V 3.63 V
Minimum supply voltage (Vsup) 2.97 V 2.97 V 4.5 V 2.97 V 2.97 V 2.97 V 2.97 V 2.97 V 2.97 V 2.97 V
Nominal supply voltage (Vsup) 3.3 V 3.3 V 5 V 3.3 V 3.3 V 3.3 V 3.3 V 3.3 V 3.3 V 3.3 V
surface mount YES YES YES YES YES YES YES YES YES YES
Temperature level COMMERCIAL INDUSTRIAL COMMERCIAL COMMERCIAL COMMERCIAL COMMERCIAL INDUSTRIAL INDUSTRIAL INDUSTRIAL COMMERCIAL
Terminal form NO LEAD NO LEAD NO LEAD NO LEAD NO LEAD NO LEAD NO LEAD NO LEAD NO LEAD NO LEAD
Terminal pitch 1.02 mm 1.02 mm 1.02 mm 1.02 mm 1.02 mm 1.02 mm 1.02 mm 1.02 mm 1.02 mm 1.02 mm
Terminal location QUAD QUAD QUAD QUAD QUAD QUAD QUAD QUAD QUAD QUAD
width 5.08 mm 5.08 mm 5.08 mm 5.08 mm 5.08 mm 5.08 mm 5.08 mm 5.08 mm 5.08 mm 5.08 mm

Recommended Resources

Second intermediate frequency band variable frequency conversion circuit

Sensor isolation amplifier circuit

Long wave infrared detection circuit

Resistor value selection circuit

Overvoltage protection circuit example

LED display circuit design driven by LED-74HC164 (common cathode)

Has anyone used the OK image acquisition card from Beijing Hengjia Zhongzi Company to make something under WinCE? Can anyone help me solve this problem?
Has anyone used the OK image acquisition card of Beijing Hengjia Zhongzi Company to make something under WinCE? I have an Advantech PCM3370 motherboard. I want to do video acquisition on it. I need to...
callbeeny Embedded System
Touch screen dead problem
Why does the touch screen occasionally freeze? There is no response when clicking, but there is a clicking sound. The probability of this happening is very low. I would like to ask the experts, is it ...
sinoxia Embedded System
A problem that the "pkfuncs.h" file cannot be found during compilation
I made an SDK myself, and when I compiled the program, the following error occurred: C:\Program Files\Windows CE Tools\wce500\STANDARDSDK_500\Include\emulator\ceddk.h(1103) : fatal error C1083: Cannot...
65266613 Embedded System
Yuan Fang, what do you think of this circuit? (1)
[align=center][font=punctuation, 微软雅黑, Tohoma][size=12px][color=rgb(0, 0, 0)][font=微软雅黑][color=#000000][size=26px]Yuan Fang, what do you think of this circuit? (1) [/size][/color][/font][/color][/size...
okhxyyo Analogue and Mixed Signal
MSP430 Questions
How to convert the burning file in .d43 format to txt...
rooney2015 Microcontroller MCU
Controlled counting, brothers who have done it before, come in and give me some advice
I want to make a frequency meter, use INT0 to control the gate, use T0 to count, that is, T0 is controlled by INT0 to count, working mode 1, but in the program of the microcontroller, the value of the...
heshu Embedded System
Shortcut:   A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components

  1. CTU8001AE0
  2. D38999/24WD35BN
  3. AS-8.000-S-3PIN-SP-H28-T
  4. 10121750-2501127LF
  5. 0297003LXN
  6. BF040-21I-B2-0600-0210-0483-NB
  7. 10118615-909010
  8. 81R0VBM0812RXN111B
  9. 3KP43CA
  10. P6SMBJ6.0CA_R1_10001
  11. A2549WRK-2x36P
  12. C4201SL-2x4P

Popular Articles

  1. Working Principle of Insulation Withstand Voltage Tester
  2. S3C2440 Development Board Practice (4): External Interrupts
  3. Calculating current measurement accuracy to improve functional safety
  4. Modify IP address of Linux system of tiny6410 development board
  5. Semiconductor M&A: Why are all-stock transactions not mainstream?
  6. Qorvo Expands BAW Filter Portfolio to Support Global 5G Base Station Deployment
  7. Kunshan Guoxian Optoelectronics' AMOLED technology is used in many mobile phone screens
  8. FC-BGA package substrate orders are scheduled until 2023, and equipment becomes a difficulty in expanding production
  9. 07-S3C2440 driver learning (I) Embedded Linux character device driver-LED character device driver
  10. Design of digital calendar system based on single chip microcomputer

Technical ResourceMore

  1. Fall Detection Application Based on 3-Axis Accelerometer ADXL345
  2. Sheet metal stamping process tips and sheet metal parts design and manufacturing technology methods and atlas model practical manual
  3. Basic control circuit of electric motor and its installation, debugging and maintenance
  4. Class D amplifier principle and design
  5. Laker Full Custom IC Design Platform
  6. Antenna calculation software
  7. MPEG File Development Kit
  8. Use S12 PWM output to control the servo
  9. TD-SCDMA System Technology Training Manual
  10. Application of ROF in wireless broadband mobile communication

ForumMore

  1. Touch screen dead problem
  2. A problem that the "pkfuncs.h" file cannot be found during compilation
  3. Yuan Fang, what do you think of this circuit? (1)
  4. MSP430 Questions
  5. Controlled counting, brothers who have done it before, come in and give me some advice
  6. wince input method
  7. MSP430G2 plus eeworld group purchase ADS1118 temperature acquisition reference
  8. How to let customers choose you among many supply information?
  9. How to determine if PLL is locked in lm3s 9b9x, by function or interrupt?
  10. Moderator Chip Coin Reward Announcement in March 2014

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

About Us Customer Service Contact Information Datasheet Sitemap LatestNews
Index Files: 1541  348  554  556  2723  32  7  12  55  20 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号