datasheet
EEWORLDEEWORLDEEWORLD
Datasheet
Part Number

Keyword

Search
Keyword

Part Number

Search
Datasheet> All Categories > Analog mixed-signal IC> The signal circuit> CD-700-LAF-GKB-32M7680000
PDF
Preview

CD-700-LAF-GKB-32M7680000

Description
Phase Locked Loop, CQCC16
CategoryAnalog mixed-signal IC    The signal circuit   
File Size1MB，15 Pages
ManufacturerMicrochip
Websitehttps://www.microchip.com
Download Datasheet Parametric Compare View All

CD-700-LAF-GKB-32M7680000 Overview

Phase Locked Loop, CQCC16

CD-700-LAF-GKB-32M7680000 Parametric

Parameter NameAttribute value
MakerMicrochip
package instructionSMD-16
Reach Compliance Codecompli
Analog Integrated Circuits - Other TypesPHASE LOCKED LOOP
JESD-30 codeR-CQCC-N16
length7.49 mm
Number of functions1
Number of terminals16
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Package body materialCERAMIC, METAL-SEALED COFIRED
encapsulated codeQCCN
Package shapeRECTANGULAR
Package formCHIP CARRIER
Maximum seat height2.13 mm
Maximum supply voltage (Vsup)3.63 V
Minimum supply voltage (Vsup)2.97 V
Nominal supply voltage (Vsup)3.3 V
surface mountYES
Temperature levelINDUSTRIAL
Terminal formNO LEAD
Terminal pitch1.02 mm
Terminal locationQUAD
width5.08 mm

CD-700-LAF-GKB-32M7680000 Preview

CD-700
Complete VCXO Based Phase
Lock Loop
Features
5 x 7.5 x 2 mm, smallest VCXO PLL available
Output Frequencies to 77.76 MHz
5.0 or 3.3 Vdc operation
Tri-State Output
Holdover on Loss of Signal Alarm
VCXO with CMOS outputs
0/70 or –40/85
C
temperature range
Hermetically sealed ceramic SMD package
Product is compliant to RoHS directive
Applications
Frequency Translation
Clock Smoothing, Clock Switching
LO
S
(8)
PHO OPN
(3)
(2)
OPOUT
(1)
VC
(16)
LOSIN
(4)
NRZ Clock recovery
DSLAM, ADM, ATM, Aggregation, Optical
Switching/Routing, Base Station
DATAIN
(5)
CLKIN
(6)
Phase
Detector
and LOS
OP-Amp
Optional
2
n
Divider
OUT2
(11)
O
VCXO
OUT1
(13)
Synchronous Ethernet
Low jitter PLL’s
Description
The VI CD-700 is a user-configurable crystal
based PLL integrated circuit. It includes a digital
phase detector, op-amp, VCXO and additional
integrated functions for use in digital
synchronization applications. Loop filter software
is available as well SPICE models for circuit
simulation.
RCLK RDATA
(9)
(10)
OPP
(15)
GND
(7)
VDD
(14)
HIZ
(12)
Figure 1. CD-700 Block Diagram
CD-700, VCXO Based PLL
Performance Characteristics
Table 1. Electrical Performance
Parameter
Output Frequency (ordering
option)
OUT1, 5.0 V option
OUT1, 3.3 V option
Supply Voltage
1
+5.0
+3.3
Supply Current
Output Logic Levels
Output Logic High
2
Output Logic Low
2
Output Transition Times
Rise Time
2
Fall Time
2
Input Logic Levels
Output Logic High
2
Output Logic Low
2
Loss of Signal Indication
Output Logic High
2
Output Logic Low
2
Nominal Frequency on Loss of Signal
Output 1
Output 2
Symmetry or Duty Cycle
3
Out 1
Out 2
RCLK
Absolute Pull Range (ordering
option)
over operating temperature, aging, and
power supply variations
Symbol
Min
1.000
1.000
Typical
Maximum
77.760
77.760
Units
MHz
MHz
V
V
mA
V
V
ns
ns
V
V
V
V
ppm
ppm
%
%
%
ppm
V
DD
4.5
2.97
I
DD
V
OH
V
OL
t
R
t
F
V
IH
V
IL
V
OH
V
OL
2.0
0.5
2.5
0.5
75
75
SYM1
SYM2
RCLK
APR
40/60
45/55
40/60
50
80
100
0.5
0.3
Positive
0.53
0.35
0/70 or –40/85
I
VCXO
1
rad/V
rad/V
C
uA
2.5
0.5
5
5
5.0
3.3
5.5
3.63
63
Test Conditions for APR (+5.0 V option)
Test Conditions for APR (+3.3 V option)
Gain Transfer
Phase Detector Gain
+5V option
+3.3V option
Operating temperature (ordering
option)
Control Voltage Leakage Current
V
C
V
C
4.5
3.0
V
V
1. A 0.01uF and 0.1uF parallel capacitor should be located as close to pin 14 as possible (and grounded).
2. Figure 2 defines these parameters. Figure 3 illustrates the equivalent five gate TTL load and operating conditions under which
these parameters are tested and specified. Loads greater than 15 pF will adversely effect rise/fall time as well as symmetry.
3. Symmetry is defined as (ON TIME/PERIOD with Vs=1.4 V for both 5.0 V and 3.3 V operation.
t
R
80
%
t
F
I
DD
14
13
7
15pF
650
1.4V
20
%
V
DD
+
-
.
1F
.01F
I
C
V
C
16
+
-
On Time
Period
1.8k
Figure 2. Output Waveform
Figure 3. OUT1, OUT2, RCLK, RDATA
Test Conditions (255°C)
CD-700, VCXO Based PLL
Absolute Maximum Ratings
Stresses in excess of the absolute maximum ratings can permanently damage the device. Functional
operation is not implied at these or any other conditions in excess of conditions represented in the
operational sections of this data sheet. Exposure to absolute maximum ratings for extended periods may
adversely affect device reliability.
Table 2. Absolute Maximum Ratings
Parameter
Power Supply
Storage Temperature
Soldering Temperature/Duration
Clock and Data Input Range
Symbol
V
DD
Tstorage
T
PEAK
/ t
P
CLKIN, DATAIN
Ratings
7
-55/125
260 / 40
Gnd-0.5 to V
DD
+0.5
Unit
Vdc
C
C/sec
V
Reliability
The CD-700 is capable of meeting the following qualification tests.
Table 3. Environmental Compliance
Parameter
Mechanical Shock
Mechanical Vibration
Solderability
Gross and Fine Leak
Resistance to Solvents
Conditions
MIL-STD-883, Method 2002
MIL-STD-883, Method 2007
MIL-STD-883, Method 2003
MIL-STD-883, Method 1014, 100% Tested
MIL-STD-883, Method 2016
Handling Precautions
Although ESD protection circuitry has been designed into the the CD-700, proper precautions should be
taken when handling and mounting. VI employs a Human Body Model (HBM) and a Charged Device
Model (CDM) for ESD susceptibility testing and design protection evaluation. ESD thresholds are
dependent on the circuit parameters used to define the model.
Table 4. Predicted ESD Ratings
Model
Human Body Model
Charged Device Model
Minimum
1500 V
1000 V
Conditions
MIL-STD 883, Method 3015
JESD 22-C101
Page 3 of 15
CD-700, VCXO Based PLL
CD-700 Theory of Operation
Phase Detector
The phase detector has two buffered inputs (DATAIN and CLKIN) which are designed to switch at
1.4 volts. DATAIN is designed to accept an NRZ data stream but may also be used for clock signals
which have a 50% duty cycle. CLKIN is connected to OUT1 or OUT2, or a divided version of one of these
outputs. CLKIN and DATAIN and are protected by ESD diodes and should not exceed the power supply
voltage or ground by more than a few hundred millivolts.
The phase detector is basically a latched flip flop/exclusive-or gate/differential amplifier filter design to
produce a DC signal proportional to the phase between the CLKIN and DATAIN signals (see Figure 4 for
a block diagram and Figure 5 for an open loop transfer curve). This will simplify the PLL design as the
designer does not have to filter narrow pulse signals to a DC level. Under locked conditions the rising
edge of CLKIN will be centered in the middle of the DATAIN signal (see Figure 6).
The phase detector gain is 0.53V/rad x data density for 5volt operation and 0.35V/rad x data density for
3.3 volt operation. Data density is equal to 1.0 for clock signals and is system dependent on coding and
design for NRZ signals, but 0.25 could be used as a starting point for data density.
The phase detector output is a DC signal for DATAIN frequencies greater than 1 MHz but produces
significant ripple when inputs are less than 200 kHz. Additional filtering is required for lower input
frequencies applications such as 8kHz (see Figures 8 and 9 as examples).
Under closed loop conditions the active filter has a blocking capacitor which provides a very high DC
gain, so under normal locked conditions and input frequencies >1 MHz, PHO will be about V
DD
/2 and will
not vary significantly with changes in input frequency (within lock range). The control voltage (pin 16) will
vary according to the input frequency offset, but PHO will remain relatively constant.
Data In
(pin 5)
D
Clock In
(pin 6)
Q
1
30 k
20 k
D
Q
2
PHO
(pin 3)
Gain = V
DD
/ 2
Gain = 2 / 3
Figure 4. Simplified Phase Detector Block Diagram
Page 4 of 15
CD-700, VCXO Based PLL
V
DD

V
d
V
DD
/2
0

Relative
Phase (
e
)
0V
Gain Slope = V
DD
/ 2
Figure 5. Open Loop Phase Detector Transfer Curve
Recovered Clock and Data Alignment Outputs
The CD-700 is designed to recover an embedded clock from an NRZ data signal and retime it with a data
pattern. In this application, the VCXO frequency is exactly the same frequency as the NRZ data rate and
the outputs are taken off Pin 9 (RCLK), and Pin 10 (RDATA). Under locked conditions, the falling edge of
RCLK is centered in the RDATA pattern. Also, there is a 1.5 clock cycle delay between DATAIN and
RDATA. Figure 6 shows the relationship between the DATAIN, CLKIN, RDATA and RCLK.
Data In
DATAIN
Clock In
CLKIN
Recovered Data
RDATA
Recovered Clock
RCLK
Data1
Figure 6. Clock and Data Timing Relationships for the NRZ data
Other RZ encoding schemes such as Manchester or AMI can be accomodated by using a CD-700 at
twice the baud rate.
Loss of Signal, LOS and LOSIN
The LOS circuit provides an output alarm flag when the DATAIN input signal is lost. The LOS output is
normally a logic low and is set to a logic high after 256 consecutive clock periods on CLKIN with no
detected DATAIN transitions. This signal can be used to either flag external alarm circuits and/or drive the
CD-700’s LOSIN input. When LOSIN is set to a logic high, the VCXO control voltage (pin 16) is switched
to an internal voltage which sets OUT1 and OUT2 to center frequency +/-75ppm. Also, LOS automatically
closes the op amp feedback which means the op-amp is a unity gain buffer and will produce a DC voltage
equal to the +op amp voltage (pin 15), usually V
DD
/2.
VCXO and Absolute Pull Range (APR) Specification
Page 5 of 15
More (Only the first 5 pages are displayed. Please Download Datasheet to view the full content.) >

CD-700-LAF-GKB-32M7680000 Related Products

CD-700-LAF-GKB-32M7680000 CD-700-LAC-GKB-44M7360000 CD-700-LAF-GKB-44M7360000 CD-700-KAC-HCB-16M3840000 CD-700-LAC-GKB-16M3840000 CD-700-LAC-HAB-30M0000000 CD-700-LAC-NCB-19M4400000 CD-700-LAF-GBB-12M3520000 CD-700-LAF-GKB-16M3840000 CD-700-LAC-HAB-27M0000000
Description Phase Locked Loop, CQCC16 Phase Locked Loop, CQCC16 Phase Locked Loop, CQCC16 Phase Locked Loop, CQCC16 Phase Locked Loop, CQCC16 Phase Locked Loop, CQCC16 Phase Locked Loop, CQCC16 Phase Locked Loop, CQCC16 Phase Locked Loop, CQCC16 Phase Locked Loop, CQCC16
Maker Microchip Microchip Microchip Microchip Microchip Microchip Microchip Microchip Microchip Microchip
package instruction SMD-16 SMD-16 SMD-16 SMD-16 SMD-16 SMD-16 SMD-16 SMD-16 SMD-16 SMD-16
Reach Compliance Code compli compliant compliant compli compli compli compli compli compli compli
Analog Integrated Circuits - Other Types PHASE LOCKED LOOP PHASE LOCKED LOOP PHASE LOCKED LOOP PHASE LOCKED LOOP PHASE LOCKED LOOP PHASE LOCKED LOOP PHASE LOCKED LOOP PHASE LOCKED LOOP PHASE LOCKED LOOP PHASE LOCKED LOOP
JESD-30 code R-CQCC-N16 R-CQCC-N16 R-CQCC-N16 R-CQCC-N16 R-CQCC-N16 R-CQCC-N16 R-CQCC-N16 R-CQCC-N16 R-CQCC-N16 R-CQCC-N16
length 7.49 mm 7.49 mm 7.49 mm 7.49 mm 7.49 mm 7.49 mm 7.49 mm 7.49 mm 7.49 mm 7.49 mm
Number of functions 1 1 1 1 1 1 1 1 1 1
Number of terminals 16 16 16 16 16 16 16 16 16 16
Maximum operating temperature 85 °C 70 °C 85 °C 70 °C 70 °C 70 °C 70 °C 85 °C 85 °C 70 °C
Package body material CERAMIC, METAL-SEALED COFIRED CERAMIC, METAL-SEALED COFIRED CERAMIC, METAL-SEALED COFIRED CERAMIC, METAL-SEALED COFIRED CERAMIC, METAL-SEALED COFIRED CERAMIC, METAL-SEALED COFIRED CERAMIC, METAL-SEALED COFIRED CERAMIC, METAL-SEALED COFIRED CERAMIC, METAL-SEALED COFIRED CERAMIC, METAL-SEALED COFIRED
encapsulated code QCCN QCCN QCCN QCCN QCCN QCCN QCCN QCCN QCCN QCCN
Package shape RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR
Package form CHIP CARRIER CHIP CARRIER CHIP CARRIER CHIP CARRIER CHIP CARRIER CHIP CARRIER CHIP CARRIER CHIP CARRIER CHIP CARRIER CHIP CARRIER
Maximum seat height 2.13 mm 2.13 mm 2.13 mm 2.13 mm 2.13 mm 2.13 mm 2.13 mm 2.13 mm 2.13 mm 2.13 mm
Maximum supply voltage (Vsup) 3.63 V 3.63 V 3.63 V 5.5 V 3.63 V 3.63 V 3.63 V 3.63 V 3.63 V 3.63 V
Minimum supply voltage (Vsup) 2.97 V 2.97 V 2.97 V 4.5 V 2.97 V 2.97 V 2.97 V 2.97 V 2.97 V 2.97 V
Nominal supply voltage (Vsup) 3.3 V 3.3 V 3.3 V 5 V 3.3 V 3.3 V 3.3 V 3.3 V 3.3 V 3.3 V
surface mount YES YES YES YES YES YES YES YES YES YES
Temperature level INDUSTRIAL COMMERCIAL INDUSTRIAL COMMERCIAL COMMERCIAL COMMERCIAL COMMERCIAL INDUSTRIAL INDUSTRIAL COMMERCIAL
Terminal form NO LEAD NO LEAD NO LEAD NO LEAD NO LEAD NO LEAD NO LEAD NO LEAD NO LEAD NO LEAD
Terminal pitch 1.02 mm 1.02 mm 1.02 mm 1.02 mm 1.02 mm 1.02 mm 1.02 mm 1.02 mm 1.02 mm 1.02 mm
Terminal location QUAD QUAD QUAD QUAD QUAD QUAD QUAD QUAD QUAD QUAD
width 5.08 mm 5.08 mm 5.08 mm 5.08 mm 5.08 mm 5.08 mm 5.08 mm 5.08 mm 5.08 mm 5.08 mm

Recommended Resources

AC voltmeter

Acceleration measurement circuit

Voltage controlled oscillator circuit with differential input

Simple speed control circuit for induction motor

Sequential power supply circuit

DC booster circuit suitable for use with multimeters

Turning off the general interrupt on M16C doesn't seem to work?
I wrote asm("fclr i") in the int2 interrupt subroutine, but I can still enter the interrupt. Have you ever encountered this problem?...
wjbland Renesas Electronics MCUs
Challenge (Advanced) Answering Tips
When I first saw the Ferroelectric board, I wanted to get one, so I started watching videos and answering questions. Maybe I was impatient, or my level was low, I only got 58 points the first time I a...
ayu_ag Microcontroller MCU
About CAN configuration of LM3S8962
I made a PDF document about the CAN configuration of LM3S8962 for reference and study by forum friends. The driver library version based on the relevant configuration is: 6734...
熊猫 Microcontroller MCU
Does anyone have a tutorial for modelsim altera?
I just started learning FPGA and encountered a problem with modelsim altera simulation. I have no idea how to use this software, and the information I found on the Internet is basically the same. I wa...
清风403 FPGA/CPLD
Regarding the issue of removing the inner electrical layer of protel dxp.
Due to design requirements, I need to cut out an area in the inner power layer VCC. Make sure there is no copper in this area. What method should I use in Protel DXP? I found a polygon pour cutout. I ...
stone8530 Embedded System
Thanks to EE in 2015. I wish EE a brilliant and successful career in the new year. I wish you all a happy new year!
[i=s]This post was last edited by liaoyuanhong on 2016-2-6 22:07[/i] [font=宋体][size=6] Hello everyone, it's Chinese New Year. I wish you all a good mood, good health, a successful career, sweet love, ...
liaoyuanhong Talking
Shortcut:   E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components

  1. ASE
  2. MMA02040C1624FB300
  3. TMM-136-05-F-S-SM-11-P-M
  4. PC206CR6-12VF-OS
  5. A2501WR-15P-BR
  6. M55342K03B23B4ST5M
  7. BLU0402-1741-TT15
  8. QESM49H4150FO102007.999MHZ
  9. GDZJ30D-34T/B
  10. BZQ55-C16AT/R13
  11. SMBJ85
  12. P200-H20-S180-09

Popular Articles

  1. Features and advantages of magnetic flap level gauge
  2. ST releases 8x8 zone ranging time-of-flight sensor to enable application innovation
  3. 49-PM2.5 and temperature and humidity detection alarm based on 51 single chip microcomputer
  4. What are the methods to improve the protection level of magnetic flap level gauge to IP66/67?
  5. Demystifying the Medical Alarm — Part 2
  6. Researchers develop high-resolution radar sensor to make intersections safer and more efficient
  7. The growth rate of shipments of wearable devices in China declined significantly in the third quarter
  8. Is the effect comparable to that of iPad? Check out the models equipped with OLED screens
  9. Ambarella launches AI domain controller CV3 series SoC, single chip realizes ADAS and L4 autonomous driving
  10. What is the function of soil nutrient tester

Technical ResourceMore

  1. Osiconcept Inspiration Series Sensors Nautilus Pressure Sensors
  2. Bit Error Rate and Constellation Diagram Simulation of QPSK System
  3. The principle and application of text-to-speech single-chip processor WTS701
  4. Analysis of coverage capabilities of several 3G standards
  5. Shortened 3D corner reflector antenna
  6. Composite Control Design of Gyro Test Turntable
  7. Aurora Remote Security Assessment System Product White Paper
  8. Design of non-contact remote automatic temperature measuring instrument
  9. Selection method of residual current protection device RCD
  10. LG CT-29H82 color TV drawing

ForumMore

  1. Challenge (Advanced) Answering Tips
  2. About CAN configuration of LM3S8962
  3. Does anyone have a tutorial for modelsim altera?
  4. Regarding the issue of removing the inner electrical layer of protel dxp.
  5. Thanks to EE in 2015. I wish EE a brilliant and successful career in the new year. I wish you all a happy new year!
  6. Is there any way to connect two COM ports on a PC to each other? - -!
  7. Is the Bluetooth output a digital signal? Or an analog signal?
  8. Which registers provide offset addresses?
  9. Can TMS320LF2407A be used in a project created with CCS6.0?
  10. Power Supply Basics DC-DC 47 pages.ppt

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

About Us Customer Service Contact Information Datasheet Sitemap LatestNews
Index Files: 1040  1399  2698  679  2597  21  29  55  14  53 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号