530RA1214M00DGR datasheet, PDF

Datasheet> All Categories > Passive components> oscillator> 530RA1214M00DGR

530RA1214M00DGR: DescriptionLVPECL Output Clock Oscillator, 1214MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

530RA1214M00DGR Overview

LVPECL Output Clock Oscillator, 1214MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530RA1214M00DGR Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
Reach Compliance Code	unknown
Other features	TAPE AND REEL
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	50%
JESD-609 code	e4
Manufacturer's serial number	530
Installation features	SURFACE MOUNT
Nominal operating frequency	1214 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVPECL
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	2.75 V
Minimum supply voltage	2.25 V
Nominal supply voltage	2.5 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

4h timing circuit composed of 556

STK4192II audio IC circuit diagram

Timing circuit diagram of driving waveform

Improved automatic water level control circuit diagram

Voltage negative feedback bias circuit

875p computer motherboard circuit diagram_012

EEWORLD University Hall----Sharp has made a super cute robot that can make calls and project images: Sharp has made a super cute robot that can make calls and project : https://training.eeworld.com.cn/course/3618[font=微软雅黑][size=3]This cute robot phone RoBoHoN comes from Sharp. In addition to making ...; 抛砖引玉 Robotics Development

Share 3 typical smart hardware solutions: ...; dql2016 stm32/stm8

Ask a question about implementing VGA in Verilog: 1, vga_g0, vga_b0; vga_r1, vga_g1, vga_b1, vga_r2, vga_g2, vga_b2 ); input clk; input rst_n ;// synthesis attribute clock_buffer of rst_n is ibufg; output vga_hs; output vga_vs; // sync signals for mo...; xiukiss Embedded System

Definition and Testing of Dynamic Parameters of High-Speed Analog-to-Digital Converters: With the development of integrated technology, the cost performance of high-speed analog-to-digital converters has been continuously improved, and their application scope has become wider and wider. E...; zzzzer16 Test/Measurement

Mega128 HC595 drives four-in-one digital tube: This is my program #include #define SS0 #define SCK1 #define MOSI2 #define MISO3 #define OE7 #define SS_H()PORTB|=(1 Mega128 HC595 drives four-in-one digital tube...; wangjiaqiys Microchip MCU

ARM LCD control register problem: According to the timing requirements, we set the VM/VDEN signal as the ENAB signal of the LCD, and the VCLK signal as the NCLK signal of the LCD. To obtain the appropriate VM and VCLK waveforms, we mu...; lovertian ARM Technology

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components