531BC1405M00DG datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Passive components> oscillator> 531BC1405M00DG

531BC1405M00DG: DescriptionLVDS Output Clock Oscillator, 1405MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

531BC1405M00DG Overview

LVDS Output Clock Oscillator, 1405MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

531BC1405M00DG Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
package instruction	ROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Code	unknown
Other features	TRAY
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	7%
JESD-609 code	e4
Manufacturer's serial number	531
Installation features	SURFACE MOUNT
Nominal operating frequency	1405 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVDS
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	3.63 V
Minimum supply voltage	2.97 V
Nominal supply voltage	3.3 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

Protect zero circuit

Two motors (or electrical appliances) interlock control circuit

Micropower low dropout adjustable integrated voltage regulator application circuit 08

OM2870 type circuit

Color TV remote control circuit 3

Basic op amp symbols and power connections

Easy Power Learning Experience: [b][size=5] [color=red]I just saw the event notice online at noon, so I took a look. I looked up some information first. I have participated in TI's DC-DC training before, but after playing this game,...; zhangleiat185 Analogue and Mixed Signal

Strange problem of AD sampling of F28335: When I use DSP28335, I find that the data sampled back by all AD sampling channels is fixed at 65520, using an external 2.048V reference source, and AD conversion is triggered by EPWM interrupt. This ...; facai Microcontroller MCU

OSAL principle of CC2540: 1. Overview OSAL (Operating System Abstraction Layer), translated as"operating system abstraction layer".OSALis a system resource allocation mechanism that supports multi-tasking.OSALis very different...; Jacktang Wireless Connectivity

About the problem of using UARTprintf in serial port function: [color=#ff0000]以下是TI历程提供的UART配置函数[/color]//***************************************************************************** // // Configure the UART and its pins.This must be called before UARTprintf(). ...; ZhengLang Microcontroller MCU

Low-power RF newsletter: ** RF module and BlueNRG-mesh **: [i=s]This post was last edited by sxluo on 2021-3-16 10:14[/i]Below some news about our BLE module portfolio and mesh package documentation.BlueNRG-M0: new revision (#5) of the Datasheet, adding refer...; sxluo ST - Low Power RF

Radio and Radar Spectrum Complete: 1. Frequency unit 2, Global Police Radar Frequencies3. Military radar frequency band4. ITU radar frequency band 5. Radio frequency band6. Electronic Countermeasures ECM Band 7. Sound wave frequency ba...; btty038 RF/Wirelessly

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components