EEWORLDEEWORLDEEWORLD

Part Number

Search

CY7C133-35JIT

Description
Dual-Port SRAM, 2KX16, 35ns, CMOS, PQCC68, PLASTIC, LCC-68
Categorystorage    storage   
File Size512KB,13 Pages
ManufacturerCypress Semiconductor
Download Datasheet Parametric Compare View All

CY7C133-35JIT Overview

Dual-Port SRAM, 2KX16, 35ns, CMOS, PQCC68, PLASTIC, LCC-68

CY7C133-35JIT Parametric

Parameter NameAttribute value
MakerCypress Semiconductor
Parts packaging codeLCC
package instructionQCCJ,
Contacts68
Reach Compliance Codeunknown
ECCN codeEAR99
Maximum access time35 ns
Other featuresFLOW-THROUGH ARCHITECTURE
JESD-30 codeS-PQCC-J68
length24.2316 mm
memory density32768 bit
Memory IC TypeDUAL-PORT SRAM
memory width16
Number of functions1
Number of ports2
Number of terminals68
word count2048 words
character code2000
Operating modeASYNCHRONOUS
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
organize2KX16
Output characteristics3-STATE
ExportableYES
Package body materialPLASTIC/EPOXY
encapsulated codeQCCJ
Package shapeSQUARE
Package formCHIP CARRIER
Parallel/SerialPARALLEL
Certification statusNot Qualified
Maximum seat height5.08 mm
Minimum standby current2 V
Maximum supply voltage (Vsup)5.5 V
Minimum supply voltage (Vsup)4.5 V
Nominal supply voltage (Vsup)5 V
surface mountYES
technologyCMOS
Temperature levelINDUSTRIAL
Terminal formJ BEND
Terminal pitch1.27 mm
Terminal locationQUAD
width24.2316 mm
CY7C133
CY7C143
2K x 16 Dual-Port Static RAM
Features
True dual-ported memory cells which allow
simultaneous reads of the same memory location
2K x 16 organization
0.65-micron CMOS for optimum speed/power
High-speed access: 25/35/55 ns
Low operating power: I
CC
= 150 mA (typ.)
• Fully asynchronous operation
Master CY7C133 expands data bus width to 32 bits or
more using slave CY7C143
BUSY output flag on CY7C133; BUSY input flag on
CY7C143
Available in 68-pin PLCC
Functional Description
The CY7C133 and CY7C143 are high-speed CMOS 2K by 16
dual-port static RAMs. Two ports are provided permitting
independent access to any location in memory. The CY7C133
can be utilized as either a stand-alone 16-bit dual-port static
RAM or as a master dual-port RAM in conjunction with the
CY7C143 slave dual-port device in systems requiring 32-bit or
greater word widths. It is the solution to applications requiring
shared or buffered data, such as cache memory for DSP,
bit-slice, or multiprocessor designs.
Each port has independent control pins; Chip Enable (CE),
Write Enable (R/W
UB
, R/W
LB
), and Output Enable (OE).
BUSY signals that the port is trying to access the same
location currently being accessed by the other port. An
automatic power-down feature is controlled independently on
each port by the Chip Enable (CE) pin.
The CY7C133 and CY7C143 are available in 68-pin PLCC.
Logic Block Diagram
CE
L
R/W
LUB
CE
R
R/W
RUB
R/W
LLB
OE
L
R/W
RLB
OE
R
I/O
8L
– I/O
15L
I/O
0L
– I/O
7L
BUSY
L[1]
A
10L
A
0L
ADDRESS
DECODER
I/O
CONTROL
I/O
CONTROL
I/O
8R
– I/O
15R
I/O
0R
– I/O
7R
BUSY
R
[ ]
1
MEMORY
ARRAY
ADDRESS
DECODER
A
10R
A
0R
CE
L
OE
L
R/W
LUB
R/W
LLB
ARBITRA
TION
LOGIC
(CY7C133 ONLY)
CE
R
OE
R
R/W
RUB
R/W
RLB
Note:
1. CY7C133 (Master): BUSY is open drain output and requires pull-up resistor. CY7C143 (Slave): BUSY is input.
Cypress Semiconductor Corporation
Document #: 38-06036 Rev. *B
3901 North First Street
San Jose
,
CA 95134
408-943-2600
Revised June 22, 2004

CY7C133-35JIT Related Products

CY7C133-35JIT CY7C133-35JCT CY7C133-25JCT CY7C133-55JCT CY7C133-25JIT
Description Dual-Port SRAM, 2KX16, 35ns, CMOS, PQCC68, PLASTIC, LCC-68 Dual-Port SRAM, 2KX16, 35ns, CMOS, PQCC68, PLASTIC, LCC-68 Dual-Port SRAM, 2KX16, 25ns, CMOS, PQCC68, PLASTIC, LCC-68 Dual-Port SRAM, 2KX16, 55ns, CMOS, PQCC68, PLASTIC, LCC-68 Dual-Port SRAM, 2KX16, 25ns, CMOS, PQCC68, PLASTIC, LCC-68
Parts packaging code LCC LCC LCC LCC LCC
package instruction QCCJ, QCCJ, QCCJ, QCCJ, QCCJ,
Contacts 68 68 68 68 68
Reach Compliance Code unknown unknown unknown unknown unknown
ECCN code EAR99 EAR99 EAR99 EAR99 EAR99
Maker Cypress Semiconductor - Cypress Semiconductor Cypress Semiconductor Cypress Semiconductor
Maximum access time 35 ns 35 ns 25 ns 55 ns -
Other features FLOW-THROUGH ARCHITECTURE FLOW-THROUGH ARCHITECTURE FLOW-THROUGH ARCHITECTURE FLOW-THROUGH ARCHITECTURE -
JESD-30 code S-PQCC-J68 S-PQCC-J68 S-PQCC-J68 S-PQCC-J68 -
length 24.2316 mm 24.2316 mm 24.2316 mm 24.2316 mm -
memory density 32768 bit 32768 bit 32768 bit 32768 bit -
Memory IC Type DUAL-PORT SRAM DUAL-PORT SRAM DUAL-PORT SRAM DUAL-PORT SRAM -
memory width 16 16 16 16 -
Number of functions 1 1 1 1 -
Number of ports 2 2 2 2 -
Number of terminals 68 68 68 68 -
word count 2048 words 2048 words 2048 words 2048 words -
character code 2000 2000 2000 2000 -
Operating mode ASYNCHRONOUS ASYNCHRONOUS ASYNCHRONOUS ASYNCHRONOUS -
Maximum operating temperature 85 °C 70 °C 70 °C 70 °C -
organize 2KX16 2KX16 2KX16 2KX16 -
Output characteristics 3-STATE 3-STATE 3-STATE 3-STATE -
Exportable YES YES YES YES -
Package body material PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY -
encapsulated code QCCJ QCCJ QCCJ QCCJ -
Package shape SQUARE SQUARE SQUARE SQUARE -
Package form CHIP CARRIER CHIP CARRIER CHIP CARRIER CHIP CARRIER -
Parallel/Serial PARALLEL PARALLEL PARALLEL PARALLEL -
Certification status Not Qualified Not Qualified Not Qualified Not Qualified -
Maximum seat height 5.08 mm 5.08 mm 5.08 mm 5.08 mm -
Minimum standby current 2 V 2 V 2 V 2 V -
Maximum supply voltage (Vsup) 5.5 V 5.5 V 5.5 V 5.5 V -
Minimum supply voltage (Vsup) 4.5 V 4.5 V 4.5 V 4.5 V -
Nominal supply voltage (Vsup) 5 V 5 V 5 V 5 V -
surface mount YES YES YES YES -
technology CMOS CMOS CMOS CMOS -
Temperature level INDUSTRIAL COMMERCIAL COMMERCIAL COMMERCIAL -
Terminal form J BEND J BEND J BEND J BEND -
Terminal pitch 1.27 mm 1.27 mm 1.27 mm 1.27 mm -
Terminal location QUAD QUAD QUAD QUAD -
width 24.2316 mm 24.2316 mm 24.2316 mm 24.2316 mm -
Let’s talk about entry-level power ICs. TL494 is a perfect push-pull driver.
Due to some reasons, I am under a lot of pressure now. I hope you guys can support me and discuss more. I hope I can get relief soon! I like inverters and I am very passionate about it now. I have mad...
wxf1357 Analogue and Mixed Signal
DW8051 (source code + documentation) two posts a day
Everyone is welcome to download!...
逍遥 FPGA/CPLD
Recruitment of a well-known domestic enterprise
Recruiting people with java and c development experience, including software and hardware development and testing. Bachelor degree graduates before 2005 (including 2005) and master degree graduates be...
hqs138641 Embedded System
Urgent! The microcontroller RS232 cannot receive data!!
I use PIC18F248 as CPU and want to realize RS232 communication with PC. Now the data sent by PIC18F248 is correct, but I can't receive the data sent by PC! I used MAX232A as the interface between PC a...
zlywheng Embedded System
Working hours of heart rate bracelet
Working hours of heart rate braceletThe battery capacity of this kind of smart bracelet that can monitor heart rate and even blood pressure in real time is generally less than 100mAh. Some products ca...
QWE4562009 Test/Measurement
Apply to join the group and learn this new board while doing the project
This board is very similar to the upper part of the last one, both are emulators, this is really a very good thing, it is worth having this... After reading the introduction and datasheet, this produc...
xiayuhao930 Microcontroller MCU

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2185  1539  995  135  2394  44  31  21  3  49 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号