74ALVCH16373DL datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > logic> logic> 74ALVCH16373DL

74ALVCH16373DL: DescriptionBus Driver, ALVC/VCX/A Series, 2-Func, 8-Bit, True Output, CMOS, PDSO48; Categorylogic logic; File Size123KB，18 Pages; ManufacturerNexperia; Websitehttps://www.nexperia.com; Environmental Compliance

Download Datasheet Parametric Compare View All

74ALVCH16373DL Online Shopping

Suppliers	Part Number	Price	MOQ	In stock
	74ALVCH16373DL	-	-	View	Buy Now

74ALVCH16373DL Overview

Bus Driver, ALVC/VCX/A Series, 2-Func, 8-Bit, True Output, CMOS, PDSO48

74ALVCH16373DL Parametric

Parameter Name	Attribute value
Is it Rohs certified?	conform to
Maker	Nexperia
package instruction	SSOP-48
Reach Compliance Code	compliant
Other features	CAN ALSO OPERATES AT 2.3 TO 2.7 AND 3 TO 3.6 V RANGE
series	ALVC/VCX/A
JESD-30 code	R-PDSO-G48
JESD-609 code	e4
length	15.875 mm
Load capacitance (CL)	50 pF
Logic integrated circuit type	BUS DRIVER
Humidity sensitivity level	1
Number of digits	8
Number of functions	2
Number of ports	2
Number of terminals	48
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Output characteristics	3-STATE
Output polarity	TRUE
Package body material	PLASTIC/EPOXY
encapsulated code	SSOP
Package shape	RECTANGULAR
Package form	SMALL OUTLINE, SHRINK PITCH
Peak Reflow Temperature (Celsius)	260
propagation delay (tpd)	5.9 ns
Certification status	Not Qualified
Maximum seat height	2.8 mm
Maximum supply voltage (Vsup)	3.6 V
Minimum supply voltage (Vsup)	1.2 V
Nominal supply voltage (Vsup)	2.5 V
surface mount	YES
technology	CMOS
Temperature level	INDUSTRIAL
Terminal surface	Nickel/Palladium/Gold (Ni/Pd/Au)
Terminal form	GULL WING
Terminal pitch	0.635 mm
Terminal location	DUAL
Maximum time at peak reflow temperature	30
width	7.5 mm

Preview

Download Datasheet

View All

74ALVCH16373

2.5 V/3.3 V 16-bit D-type transparent latch; 3-state

Rev. 6 — 10 July 2012

Product data sheet

1. General description

The 74ALVCH16373 is 16-bit D-type transparent latch featuring separate D-type inputs for

each latch and 3-state outputs for bus oriented applications.

Incorporates bus hold data inputs which eliminate the need for external pull-up or

pull-down resistors to hold unused inputs.

One latch enable (LE) input and one output enable (OE) are provided per 8-bit section.

The 74ALVCH16373 consists of 2 sections of eight D-type transparent latches with 3-state

true outputs. When LE is HIGH, data at the nDn inputs enter the latches. In this condition

the latches are transparent, therefore a latch output will change each time its

corresponding D-input changes.

When LE is LOW, the latches store the information that was present at the nDn inputs at a

set-up time preceding the LOW-to-HIGH transition of LE. When OE is LOW, the contents

of the eight latches are available at the outputs. When OE is HIGH, the outputs go to the

high-impedance OFF-state. Operation of the OE input does not affect the state of the

latches.

2. Features and benefits



Wide supply voltage range from 1.2 V to 3.6 V

Complies with JEDEC standard JESD8-B

CMOS low power consumption

MULTIBYTE flow-through standard pin-out architecture

Low inductance multiple V

and GND pins for minimum noise and ground bounce

Direct interface with TTL levels

All data inputs have bus hold

Output drive capability 50



transmission lines at 85

C

Current drive

24

mA at V

= 3.0 V

74ALVCH16373DL Related Products

	74ALVCH16373DL
Description	Bus Driver, ALVC/VCX/A Series, 2-Func, 8-Bit, True Output, CMOS, PDSO48
Is it Rohs certified?	conform to
Maker	Nexperia
package instruction	SSOP-48
Reach Compliance Code	compliant
Other features	CAN ALSO OPERATES AT 2.3 TO 2.7 AND 3 TO 3.6 V RANGE
series	ALVC/VCX/A
JESD-30 code	R-PDSO-G48
JESD-609 code	e4
length	15.875 mm
Load capacitance (CL)	50 pF
Logic integrated circuit type	BUS DRIVER
Humidity sensitivity level	1
Number of digits	8
Number of functions	2
Number of ports	2
Number of terminals	48
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Output characteristics	3-STATE
Output polarity	TRUE
Package body material	PLASTIC/EPOXY
encapsulated code	SSOP
Package shape	RECTANGULAR
Package form	SMALL OUTLINE, SHRINK PITCH
Peak Reflow Temperature (Celsius)	260
propagation delay (tpd)	5.9 ns
Certification status	Not Qualified
Maximum seat height	2.8 mm
Maximum supply voltage (Vsup)	3.6 V
Minimum supply voltage (Vsup)	1.2 V
Nominal supply voltage (Vsup)	2.5 V
surface mount	YES
technology	CMOS
Temperature level	INDUSTRIAL
Terminal surface	Nickel/Palladium/Gold (Ni/Pd/Au)
Terminal form	GULL WING
Terminal pitch	0.635 mm
Terminal location	DUAL
Maximum time at peak reflow temperature	30
width	7.5 mm

Recommended Resources

Printing factory monochrome offset printing machine circuit

Low power consumption timing circuit

STK077 audio IC circuit diagram

Amplification circuit and conversion circuit of vortex flowmeter

Optocoupled thyristor circuit

Computer motherboard circuit diagram 440LX_36

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components