CY7C1387CV25-200AC datasheet, PDF

Datasheet> All Categories > storage> storage> CY7C1387CV25-200AC

CY7C1387CV25-200AC: DescriptionCache SRAM, 1MX18, 3ns, CMOS, PQFP100, 14 X 20 MM, 1.40 MM HEIGHT, PLASTIC, TQFP-100; Categorystorage storage; File Size550KB，36 Pages; ManufacturerCypress Semiconductor

Download Datasheet Parametric View All

CY7C1387CV25-200AC Overview

Cache SRAM, 1MX18, 3ns, CMOS, PQFP100, 14 X 20 MM, 1.40 MM HEIGHT, PLASTIC, TQFP-100

CY7C1387CV25-200AC Parametric

Parameter Name	Attribute value
Is it lead-free?	Contains lead
Is it Rohs certified?	incompatible
Maker	Cypress Semiconductor
Parts packaging code	QFP
package instruction	14 X 20 MM, 1.40 MM HEIGHT, PLASTIC, TQFP-100
Contacts	100
Reach Compliance Code	compliant
ECCN code	3A991.B.2.A
Maximum access time	3 ns
Other features	PIPELINED ARCHITECTURE
Maximum clock frequency (fCLK)	200 MHz
I/O type	COMMON
JESD-30 code	R-PQFP-G100
JESD-609 code	e0
length	20 mm
memory density	18874368 bit
Memory IC Type	CACHE SRAM
memory width	18
Humidity sensitivity level	3
Number of functions	1
Number of terminals	100
word count	1048576 words
character code	1000000
Operating mode	SYNCHRONOUS
Maximum operating temperature	70 °C
Minimum operating temperature
organize	1MX18
Output characteristics	3-STATE
Package body material	PLASTIC/EPOXY
encapsulated code	LQFP
Encapsulate equivalent code	QFP100,.63X.87
Package shape	RECTANGULAR
Package form	FLATPACK, LOW PROFILE
Parallel/Serial	PARALLEL
Peak Reflow Temperature (Celsius)	225
power supply	2.5 V
Certification status	Not Qualified
Maximum seat height	1.6 mm
Maximum standby current	0.03 A
Minimum standby current	2.38 V
Maximum slew rate	0.22 mA
Maximum supply voltage (Vsup)	2.625 V
Minimum supply voltage (Vsup)	2.375 V
Nominal supply voltage (Vsup)	2.5 V
surface mount	YES
technology	CMOS
Temperature level	COMMERCIAL
Terminal surface	TIN LEAD (800)
Terminal form	GULL WING
Terminal pitch	0.65 mm
Terminal location	QUAD
Maximum time at peak reflow temperature	30
width	14 mm

Preview

Download Datasheet

View All

CY7C1386CV25

CY7C1387CV25

18-Mb (512K x 36/1M x 18) Pipelined DCD

Sync SRAM

Features

• Supports bus operation up to 250 MHz

• Available speed grades are 250, 225, 200 and 167 MHz

• Registered inputs and outputs for pipelined operation

• Optimal for performance (Double-Cycle deselect)

• Depth expansion without wait state

• 2.5V + 5% power supply (V

)

• Fast clock-to-output times

— 2.6 ns (for 250-MHz device)

— 2.8 ns (for 225-MHz device)

— 3.0 ns (for 200-MHz device)

— 3.4 ns (for 167-MHz device)

• Provide high-performance 3-1-1-1 access rate

•

User-selectable burst counter supporting Intel



Pentium interleaved or linear burst sequences

• Separate processor and controller address strobes

• Synchronous self-timed writes

• Asynchronous output enable

• Offered in JEDEC-standard 100-pin TQFP, 119-ball BGA

and 165-Ball fBGA packages

• IEEE 1149.1 JTAG-Compatible Boundary Scan

• “ZZ” Sleep Mode Option

Functional Description

[1]

The CY7C1386CV25/CY7C1387CV25 SRAM integrates

524,288 x 36 and 1048,576 x 18 SRAM cells with advanced

synchronous peripheral circuitry and a two-bit counter for

internal burst operation. All synchronous inputs are gated by

registers controlled by a positive-edge-triggered Clock Input

(CLK). The synchronous inputs include all addresses, all data

inputs,

address-pipelining

Chip

Enable

(CE

depth-expansion Chip Enables (CE

and CE

3[2]

), Burst

Control inputs (ADSC, ADSP, and ADV), Write Enables (BW

and BWE), and Global Write (GW). Asynchronous inputs

include the Output Enable (OE) and the ZZ pin.

Addresses and chip enables are registered at rising edge of

clock when either Address Strobe Processor (ADSP) or

Address Strobe Controller (ADSC) are active. Subsequent

burst addresses can be internally generated as controlled by

the Advance pin (ADV).

Address, data inputs, and write controls are registered on-chip

to initiate a self-timed Write cycle.This part supports Byte Write

operations (see Pin Descriptions and Truth Table for further

details). Write cycles can be one to four bytes wide as

controlled by the byte write control inputs. GW active LOW

causes all bytes to be written. This device incorporates an

additional pipelined enable register which delays turning off

the output buffers an additional cycle when a deselect is

executed.This feature allows depth expansion without penal-

izing system performance.

The CY7C1386CV25/CY7C1387CV25 operates from a +2.5V

power supply. All inputs and outputs are JEDEC-standard

JESD8-5-compatible.

Selection Guide

250 MHz

Maximum Access Time

Maximum Operating Current

Maximum CMOS Standby Current

2.6

350

225 MHz

2.8

325

200 MHz

3.0

300

167 MHz

3.4

275

Unit

Shaded areas contain advance information.

Please contact your local Cypress sales representative for availability of these parts.

Notes:

1. For best–practices recommendations, please refer to the Cypress application note

System Design Guidelines

on www.cypress.com.

2. CE

and CE

are for TQFP and 165 fBGA package only. 119 BGA is offered only in Single Chip Enable.

Cypress Semiconductor Corporation

Document #: 38-05242 Rev. *A

•

3901 North First Street

•

San Jose

CA 95134

•

408-943-2600

Revised February 26, 2004

Recommended Resources

Digital tube lighting circuit

TDA7050T power amplifier circuit diagram

LM1894 principle and application (b)

555 monostable circuit used as capacitance meter or resistance meter circuit diagram

Display music doorbell circuit

CB3450 combined semi-automatic turret lathe electrical schematic circuit 01

The full metal touch solution is here, take a look if you like it!: [size=4][b]Market Trends[/b][/size] Metal materials, due to their beautiful appearance, fully waterproof design, low-key luxury temperament, combined with brushing, sandblasting and hollowing, perfect...; alan000345 Microcontroller MCU

Please advise on the execution process of interrupt: Generally, the process of applying for an interrupt IST is as follows: For example, external interrupt: 1. Enable interrupt 2. Create event 3. Apply for interrupt number 4. Bind interrupt and event 5....; yu4821483 Embedded System

Three powerful development boards are waiting for you to test - STM32F469: [size=3][b][color=#ff0000]STM32F469[/color][font=微软雅黑][color=#000000]development board,[/color][color=#000000]are you interested[/color]in evaluating[color=#000000]? [/color][/font][/b][/size] [size=3...; eric_wang DIY/Open Source Hardware

Help with UART5 receive interrupt on PIC32MX795F512H: I would like to ask why UART5 cannot enter the receiving interrupt, but can send data. UART1, 2, 3, and 4 are all debugged, but only UART5 cannot enter the receiving interrupt. When debugging PIC32MX7...; lzgztm521 Microchip MCU

Looking for a second-hand development board Zhengzhou is the best: As the title says, I'm a novice and want to get started. Which great god has an idle development board? Please give me one:kiss::kiss::kiss:...; chmmoon Microchip MCU

What are the differences between njm2114 and njm2114d?: What is the difference between njm2114 and njm2114d? There is a letter such as "D" or "M" after the silk screen 2114 on this kind of integrated operational amplifier. What does it stand for? Does it h...; ZY@ MCU

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components