EEWORLDEEWORLDEEWORLD

Part Number

Search
 PDF

SN74HC73N-10

Description
HC/UH SERIES, DUAL NEGATIVE EDGE TRIGGERED J-K FLIP-FLOP, COMPLEMENTARY OUTPUT, PDIP14
Categorylogic    logic   
File Size121KB,4 Pages
ManufacturerTexas Instruments
Websitehttp://www.ti.com.cn/
Stay tuned Parametric Compare

SN74HC73N-10 Overview

HC/UH SERIES, DUAL NEGATIVE EDGE TRIGGERED J-K FLIP-FLOP, COMPLEMENTARY OUTPUT, PDIP14

SN74HC73N-10 Parametric

Parameter NameAttribute value
MakerTexas Instruments
package instructionDIP,
Reach Compliance Codeunknown
ECCN codeEAR99
Other featuresMASTER SLAVE OPERATION
seriesHC/UH
JESD-30 codeR-PDIP-T14
length19.305 mm
Load capacitance (CL)50 pF
Logic integrated circuit typeJ-K FLIP-FLOP
Number of digits2
Number of functions2
Number of terminals14
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Output polarityCOMPLEMENTARY
Package body materialPLASTIC/EPOXY
encapsulated codeDIP
Package shapeRECTANGULAR
Package formIN-LINE
propagation delay (tpd)32 ns
Certification statusNot Qualified
Maximum seat height5.08 mm
Maximum supply voltage (Vsup)6 V
Minimum supply voltage (Vsup)2 V
Nominal supply voltage (Vsup)5 V
surface mountNO
technologyCMOS
Temperature levelINDUSTRIAL
Terminal formTHROUGH-HOLE
Terminal pitch2.54 mm
Terminal locationDUAL
Trigger typeNEGATIVE EDGE
width7.62 mm
minfmax25 MHz

SN74HC73N-10 Related Products

SN74HC73N-10 SN74HC73D-00 SN74HC73N-00 SN74HC73DR-00
Description HC/UH SERIES, DUAL NEGATIVE EDGE TRIGGERED J-K FLIP-FLOP, COMPLEMENTARY OUTPUT, PDIP14 HC/UH SERIES, DUAL NEGATIVE EDGE TRIGGERED J-K FLIP-FLOP, COMPLEMENTARY OUTPUT, PDSO14 HC/UH SERIES, DUAL NEGATIVE EDGE TRIGGERED J-K FLIP-FLOP, COMPLEMENTARY OUTPUT, PDIP14 HC/UH SERIES, DUAL NEGATIVE EDGE TRIGGERED J-K FLIP-FLOP, COMPLEMENTARY OUTPUT, PDSO14
Maker Texas Instruments Texas Instruments Texas Instruments Texas Instruments
Reach Compliance Code unknown unknown unknown unknow
Other features MASTER SLAVE OPERATION MASTER SLAVE OPERATION MASTER SLAVE OPERATION MASTER SLAVE OPERATION
series HC/UH HC/UH HC/UH HC/UH
JESD-30 code R-PDIP-T14 R-PDSO-G14 R-PDIP-T14 R-PDSO-G14
length 19.305 mm 8.65 mm 19.305 mm 8.65 mm
Load capacitance (CL) 50 pF 50 pF 50 pF 50 pF
Logic integrated circuit type J-K FLIP-FLOP J-K FLIP-FLOP J-K FLIP-FLOP J-K FLIP-FLOP
Number of digits 2 2 2 2
Number of functions 2 2 2 2
Number of terminals 14 14 14 14
Maximum operating temperature 85 °C 85 °C 85 °C 85 °C
Minimum operating temperature -40 °C -40 °C -40 °C -40 °C
Output polarity COMPLEMENTARY COMPLEMENTARY COMPLEMENTARY COMPLEMENTARY
Package body material PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY
encapsulated code DIP SOP DIP SOP
Package shape RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR
Package form IN-LINE SMALL OUTLINE IN-LINE SMALL OUTLINE
propagation delay (tpd) 32 ns 32 ns 32 ns 32 ns
Certification status Not Qualified Not Qualified Not Qualified Not Qualified
Maximum seat height 5.08 mm 1.75 mm 5.08 mm 1.75 mm
Maximum supply voltage (Vsup) 6 V 6 V 6 V 6 V
Minimum supply voltage (Vsup) 2 V 2 V 2 V 2 V
Nominal supply voltage (Vsup) 5 V 5 V 5 V 5 V
surface mount NO YES NO YES
technology CMOS CMOS CMOS CMOS
Temperature level INDUSTRIAL INDUSTRIAL INDUSTRIAL INDUSTRIAL
Terminal form THROUGH-HOLE GULL WING THROUGH-HOLE GULL WING
Terminal pitch 2.54 mm 1.27 mm 2.54 mm 1.27 mm
Terminal location DUAL DUAL DUAL DUAL
Trigger type NEGATIVE EDGE NEGATIVE EDGE NEGATIVE EDGE NEGATIVE EDGE
width 7.62 mm 3.9 mm 7.62 mm 3.9 mm
minfmax 25 MHz 25 MHz 25 MHz 25 MHz
package instruction DIP, - DIP, SOP,
How to simulate keyboard and mouse in C# + WinCE
In windowApplication, the [DllImport("user32")] "mouse_event" method can be used to simulate the keyboard, but it does not work in wince. How can I simulate the keyboard and mouse in c# + wince?...
sswd Embedded System
OPPO lays off 20% of its employees?
Recently, there are rumors that a domestic first-tier mobile phone brand will lay off 20% of its employees in the second half of the year. Many people believe that the domestic first-tier mobile phone...
eric_wang Talking about work
Why can a processor only have one layer of devices, but NAND can be stacked in multiple layers?
I saw a question on Zhihu, and I'm sharing it with you [url=https://www.zhihu.com/question/37003469]Original address[/url] [color=#222222][font="][size=13px]Does the device layer of the processor only...
白丁 FPGA/CPLD
[Allwinner V853 heterogeneous multi-core AI intelligent vision development board review] Simple unboxing
First of all, I would like to thank the manufacturer and eeworld for their activities. The official homepage for the development board and chip information is very detailed https://v853.docs.aw-ol.com...
dql2016 Domestic Chip Exchange
C6000 Program Optimization Process and Method
C6000 Software Development ProcessFigure 1 is a software development flow chart for C6000. The shaded part in the figure is the normal process of developing C code, and the other parts are used to ass...
fish001 Microcontroller MCU
My tutor asked me to make a small embedded firewall. Does anyone have any good suggestions?
Oh my god, my instructor asked me to make a small embedded firewall. It must be able to run UCOS system. I would like to ask you, can I use simulation or some other method to make it faster? I am so a...
zyw_124 Embedded System

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 782  1357  1417  2887  1332  16  28  29  59  27 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号