EEWORLDEEWORLDEEWORLD

Part Number

Search

TC4042BP

Description
IC 4000/14000/40000 SERIES, HIGH LEVEL TRIGGERED D LATCH, COMPLEMENTARY OUTPUT, PDIP16, 0.300 INCH, PLASTIC, DIP-16, FF/Latch
Categorylogic    logic   
File Size106KB,4 Pages
ManufacturerToshiba Semiconductor
Websitehttp://toshiba-semicon-storage.com/
Download Datasheet Parametric Compare View All

TC4042BP Overview

IC 4000/14000/40000 SERIES, HIGH LEVEL TRIGGERED D LATCH, COMPLEMENTARY OUTPUT, PDIP16, 0.300 INCH, PLASTIC, DIP-16, FF/Latch

TC4042BP Parametric

Parameter NameAttribute value
Is it Rohs certified?incompatible
MakerToshiba Semiconductor
Parts packaging codeDIP
package instructionDIP,
Contacts16
Reach Compliance Codeunknown
Other featuresPROGRAMMABLE TRIGGER TYPE
series4000/14000/40000
JESD-30 codeR-PDIP-T16
JESD-609 codee0
length19.25 mm
Load capacitance (CL)50 pF
Logic integrated circuit typeD LATCH
Number of digits4
Number of functions1
Number of terminals16
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Output polarityCOMPLEMENTARY
Package body materialPLASTIC/EPOXY
encapsulated codeDIP
Package shapeRECTANGULAR
Package formIN-LINE
Peak Reflow Temperature (Celsius)240
propagation delay (tpd)440 ns
Certification statusNot Qualified
Maximum seat height4.45 mm
Maximum supply voltage (Vsup)18 V
Minimum supply voltage (Vsup)3 V
Nominal supply voltage (Vsup)5 V
surface mountNO
technologyCMOS
Temperature levelINDUSTRIAL
Terminal surfaceTin/Lead (Sn/Pb)
Terminal formTHROUGH-HOLE
Terminal pitch2.54 mm
Terminal locationDUAL
Maximum time at peak reflow temperatureNOT SPECIFIED
Trigger typeHIGH LEVEL
width7.62 mm

TC4042BP Preview

This Material Copyrighted By Its Respective Manufacturer
This Material Copyrighted By Its Respective Manufacturer
This Material Copyrighted By Its Respective Manufacturer
This Material Copyrighted By Its Respective Manufacturer

TC4042BP Related Products

TC4042BP TC4042BF
Description IC 4000/14000/40000 SERIES, HIGH LEVEL TRIGGERED D LATCH, COMPLEMENTARY OUTPUT, PDIP16, 0.300 INCH, PLASTIC, DIP-16, FF/Latch IC 4000/14000/40000 SERIES, HIGH LEVEL TRIGGERED D LATCH, COMPLEMENTARY OUTPUT, PDSO16, 0.300 INCH, PLASTIC, SOIC-16, FF/Latch
Is it Rohs certified? incompatible incompatible
Maker Toshiba Semiconductor Toshiba Semiconductor
Parts packaging code DIP SOIC
package instruction DIP, SOP,
Contacts 16 16
Reach Compliance Code unknown unknown
Other features PROGRAMMABLE TRIGGER TYPE PROGRAMMABLE TRIGGER TYPE
series 4000/14000/40000 4000/14000/40000
JESD-30 code R-PDIP-T16 R-PDSO-G16
JESD-609 code e0 e0
length 19.25 mm 10.3 mm
Load capacitance (CL) 50 pF 50 pF
Logic integrated circuit type D LATCH D LATCH
Number of digits 4 4
Number of functions 1 1
Number of terminals 16 16
Maximum operating temperature 85 °C 85 °C
Minimum operating temperature -40 °C -40 °C
Output polarity COMPLEMENTARY COMPLEMENTARY
Package body material PLASTIC/EPOXY PLASTIC/EPOXY
encapsulated code DIP SOP
Package shape RECTANGULAR RECTANGULAR
Package form IN-LINE SMALL OUTLINE
Peak Reflow Temperature (Celsius) 240 NOT SPECIFIED
propagation delay (tpd) 440 ns 440 ns
Certification status Not Qualified Not Qualified
Maximum seat height 4.45 mm 1.9 mm
Maximum supply voltage (Vsup) 18 V 18 V
Minimum supply voltage (Vsup) 3 V 3 V
Nominal supply voltage (Vsup) 5 V 5 V
surface mount NO YES
technology CMOS CMOS
Temperature level INDUSTRIAL INDUSTRIAL
Terminal surface Tin/Lead (Sn/Pb) Tin/Lead (Sn/Pb)
Terminal form THROUGH-HOLE GULL WING
Terminal pitch 2.54 mm 1.27 mm
Terminal location DUAL DUAL
Maximum time at peak reflow temperature NOT SPECIFIED NOT SPECIFIED
Trigger type HIGH LEVEL HIGH LEVEL
width 7.62 mm 5.3 mm
Xilinx FPGA block RAM usage problem
Xilinx's block RAM is limited to 18K, but I only use 9K in each block RAM. Can one block RAM be divided into two 9K ones? ??? ??? ??? ??? ??? ???...
mlk123 FPGA/CPLD
The 18th Undergraduate Optional Electronic Design Competition
The 18th Undergraduate Optional Electronic Design Competition...
wangwei20060608 MCU
What's the problem with my protel pcb not opening?
I use protel 99 se. It was working fine two days ago, but after I drew a picture last night, I couldn't open the pcb. I don't know what the problem is. Every time I open it, it always shows "format '%...
yygy Embedded System
Using LM723 to provide DC adjustable voltage regulated power supply with overcurrent protection
[size=4] DC adjustable voltage regulated power supply with overcurrent protection The main component of this power supply is a universal voltage regulated integrated block, which contains startup circ...
fish001 Analogue and Mixed Signal
How to read two bytes (16-bit data) in a row using 2553 hardware I2C
I can read and write AT24C02 normally with the program of kevin520. Now I want to read and write RDA5820. The data register of RDA5820 is 16 bits. Each time it reads, it will send two bytes of data co...
fatum Microcontroller MCU
zstack will use the principle of specifying short addresses
Sometimes we hope to manually specify the short address of a Zigbee node. However, this is not possible in theory for Zigbee 2006 and 2007, which use a tree-type address allocation scheme. If you spec...
kata RF/Wirelessly

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2234  1981  220  406  2221  45  40  5  9  26 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号