EEWORLDEEWORLDEEWORLD

Part Number

Search

GVXO-53F/SBI20.480MHZ

Description
CMOS Output Clock Oscillator, 20.48MHz Nom, MINIATURE PACKAGE-6
CategoryPassive components    oscillator   
File Size55KB,1 Pages
ManufacturerGolledge Electronics
Websitehttp://www.golledge.com/
Environmental Compliance  
Download Datasheet Parametric View All

GVXO-53F/SBI20.480MHZ Overview

CMOS Output Clock Oscillator, 20.48MHz Nom, MINIATURE PACKAGE-6

GVXO-53F/SBI20.480MHZ Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerGolledge Electronics
Reach Compliance Codecompliant
Other featuresTRI-STATE; ENABLE/DIASABLE FUNCTION; TAPE AND REEL
Maximum control voltage3.15 V
Minimum control voltage0.15 V
maximum descent time5 ns
Frequency Adjustment - MechanicalNO
Frequency offset/pull rate100 ppm
frequency stability50%
linearity10%
Manufacturer's serial numberGVXO-53F
Installation featuresSURFACE MOUNT
Nominal operating frequency20.48 MHz
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Oscillator typeCMOS
Output load15 pF
physical size7.5mm x 5.0mm x 2.1mm
longest rise time5 ns
Maximum supply voltage3.6 V
Minimum supply voltage3 V
Nominal supply voltage3.3 V
surface mountYES
maximum symmetry60/40 %
3.3V VCXO
Specifications
GVXO-53F
Parameters
Frequency range:
1.0 ~ 78.0MHz
Voltage control:
+1.65V ±1.5V, 10% linearity
Frequency pullability (min):
±50ppm
±100ppm
Other
Frequency stability:
5.00
(max)
Product
GVXO 53F
Option
Codes
7.50
(max)
N
S
specify
A
B
C
specify
±100ppm
±50ppm
±25ppm
Other
2.10
(max)
ACTUAL SIZE
SOLDER PAD LAYOUT
Operating temperature range:
-10 to +70°C
-40 to +85°C
Storage temperature range:
-40 to +85°C
Supply voltage (V
DD
):
+3.3V (±0.3V)
Supply current:
15mA max (1.0 ~ 30.0MHz)
25mA max (>30.0 ~ 45.0MHz)
Driving ability:
15pF CMOS
I
1.40
6
2.60
1
2.54 2.54
2.54 2.54
5
4
2.00
2.20
2
3
2.00
1
6
2
5
3
4
1.80 1.80 1.80
TOP VIEW
PAD
1
2
3
4
5
6
CONNECTION
Control voltage
Enable / disable
Ground
Output
Not connected
Supply
Logic levels:‘0’
level = 10%V
DD
max
‘1’ level = 90%V
DD
min
Output current:
‘0’ level = 4.0mA min
‘1’ level = -1.0mA min
Scale 2:1
Waveform symmetry:
40:60 max
Features
Rise / fall time:
5ns max (20%~80%V
DD
)
Start up time:
10ms max
«
«
«
«
«
3.3V supply
Fundamental mode crystal up to 78.0MHz
Choice of pullability & stability
Enable / disable tristate function
Miniature SM package
Enable / disable function:
Tristate (control via pad 2)
Enable / disable time:
150ns / 150ns max
Standard.
Optional - Please specify required code(s) when ordering
Enable / Disable Function
Input (pad 2)
Open
‘1’ level
‘0’ level
32.76800
34.36800
35.32800
36.00000
38.88000
40.96000
44.73600
49.15200
51.84000
61.44000
77.76000
Output (pad 4)
Enabled
Enabled
High Impedance
Standard Frequencies
Frequencies in MHz
2.04800
3.08800
4.09600
6.14400
8.19200
10.00000
10.24000
11.52000
12.28800
12.35200
12.62400
14.31818
15.36000
16.38400
18.43200
19.44000
20.00000
20.48000
24.57600
24.70400
26.00000
28.63636
Ordering Information
Product + option codes + frequency
eg:
GVXO-53F/SB 19.440MHz
±100ppm pullability, ±50ppm stability
GVXO-53F/NC 34.3680MHz
±50ppm pullability, ±25ppm stability
Option codes must be included to specify a model
completely.
Option code X (eg GVXO-53F/X) denotes a custom spec.
Available on T&R - 2k pcs per reel.
Refer to our website for T&R and soldering details.
Other frequencies available. Please consult our sales office.
Tel:
+44 1460 256 100
01 Oct 2002
Fax:
+44 1460 256 101
E-mail:
sales@golledge.com
Web:
www.golledge.com
【Design Tools】Latest information on Xilinx automotive electronics
1. Automotive driver assistance systems : using the processing power of FGPA . 2. Graphics revolution in automotive instrument design using FPGA ....
GONGHCU FPGA/CPLD
About the problem of calling MediaPlayer control in Windows Mobile 5.0! Urgent!
I am now calling mediaplayer in Windows Mobile 5.0 to play video and audio! Playing, pausing, etc. are all fine through interfaces such as IWMPPlayer and IWMPControls! The problem now is that when I c...
fdsa235236 Embedded System
Where can I find the delay parameters of the FPGA in the calculation of the SDRAM clock phase shift?
The calculation formula for SDRAM clock phase shift is given in Altera's official manual Embedded Peripheral IP User Guide. The document says that the FPGA delay parameters are in the compiled file, b...
jiabujia FPGA/CPLD
The latest arrangements and precautions for the 2013 National Games
[i=s] This post was last edited by paulhyde on 2014-9-15 03:39 [/i]...
kjxz2011 Electronics Design Contest
ARM7&9 Instruction Set User Guide
ARM7&9 instruction set user guide, share it. Welcome everyone to support it. :lol...
longtianch ARM Technology
Can anyone help explain the concept of short message class?
[color=#008000]First, let's briefly explain the concept of short message class: According to the designated storage location, short messages are divided into four classes: class 0 - 3. You can also sp...
dudu_002 Embedded System

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1408  2539  2744  399  2613  29  52  56  9  53 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号