EEWORLDEEWORLDEEWORLD

Part Number

Search

VJ0805A101GXBAB68

Description
Ceramic Capacitor, Multilayer, Ceramic, 100V, 2% +Tol, 2% -Tol, C0G, -/+30ppm/Cel TC, 0.0001uF, 0805,
CategoryPassive components    capacitor   
File Size79KB,6 Pages
ManufacturerVishay
Websitehttp://www.vishay.com
Environmental Compliance
Download Datasheet Parametric View All

VJ0805A101GXBAB68 Overview

Ceramic Capacitor, Multilayer, Ceramic, 100V, 2% +Tol, 2% -Tol, C0G, -/+30ppm/Cel TC, 0.0001uF, 0805,

VJ0805A101GXBAB68 Parametric

Parameter NameAttribute value
Is it Rohs certified?conform to
MakerVishay
package instruction, 0805
Reach Compliance Codecompliant
capacitance0.0001 µF
Capacitor typeCERAMIC CAPACITOR
dielectric materialsCERAMIC
high1.35 mm
JESD-609 codee3
length2 mm
multi-layerYes
negative tolerance2%
Number of terminals2
Maximum operating temperature125 °C
Minimum operating temperature-55 °C
Package formSMT
method of packingBulk
positive tolerance2%
Rated (DC) voltage (URdc)100 V
seriesVJ HIGH REL C0G
size code0805
Temperature characteristic codeC0G
Temperature Coefficient-/+30ppm/Cel ppm/°C
Terminal surfaceMatte Tin (Sn) - with Nickel (Ni) barrier
width1.25 mm
VJ High Rel C0G (NP0)
Vishay Vitramon
Surface Mount Multilayer Ceramic Chip Capacitors
for High Reliability Applications
FEATURES
Made with a combination of design, materials
and tight process control to achieve very high
field reliability
Surface mount, wet build process
Reliable Noble Metal Electrode (NME) System
MIL-PRF-55681 qualified product line. Reliability
maintenance testing to verify consistent quality
Available with group A and C screening
Available with group A screening only
Available with voltage conditioning only
Customized certification available on request to meet your
quality requirements
Available with tin-lead barrier terminations order code “L”
Compliant to RoHS directive 2002/95/EC
Halogen-free according to IEC 61249-2-21 definition
APPLICATIONS
System critical medical applications
Mission critical military and aerospace applications
ELECTRICAL SPECIFICATIONS
Note
Electrical characteristics at + 25 °C unless otherwise specified.
Operating Temperature:
- 55 °C to + 125 °C
Capacitance Range:
0.5 pF to 0.056 µF
Voltage Range:
10 Vdc to 600 Vdc
Temperature Coefficient of Capacitance (TCC):
0 ppm/°C ± 30 ppm/°C from - 55 °C to + 125 °C
Dissipation Factor:
0.1 % max. at 1.0 V
rms
and 1 MHz for values
1000 pF
0.1 % max. at 1.0 V
rms
and 1 kHz for values > 1000 pF
Aging Rate:
0 % maximum per decade
Insulation Resistance (IR):
At + 25 °C and rated voltage 100 000 MΩ minimum or
1000
ΩF,
whichever is less
At + 125 °C and rated voltage 10 000 MΩ minimum or
100
ΩF,
whichever is less
Dielectric Strength Test:
Performed per Method 103 of EIA-198-2-E
Applied test voltages:
600 Vdc - rated: 200 % of rated voltage
* Pb containing terminations are not RoHS compliant, exemptions may apply
Document Number: 45045
Revision: 20-Nov-09
For technical questions, contact:
mlcc@vishay.com
www.vishay.com
1
What is the application of aluminum nitride ceramic substrate in IGBT modules?
[align=left]IGBT[font=微软雅黑]模块是由[/font][font=等线]IGBT[/font][font=微软雅黑](绝缘栅双极型晶体管芯片)与[/font][font=等线]FWD[/font][font=微软雅黑](续流二极管芯片)通过特定的电路桥接封装而成的模块化半导体产品;封装后的[/font][font=等线]IGBT[/font][font=微软雅黑]模块直接应用...
slt12345645 DIY/Open Source Hardware
How to use the calendar control
I am referring to the book "Windows CE Programming" and want to practice making a small program for calendar. When a day is selected, some text will be displayed on an edit control, and multiple days ...
paulhwun Embedded System
【Help】JATG
I would like to ask you guys, my program was downloaded using JATG, can it still be read out using JATG? Or must it be read using a programmer? If JATG can read it, how do I do it? Thank you!...
三生石 Microcontroller MCU
Signal Integrity and Printed Circuit Board Design
Written by top foreign professors, it is very vivid and vivid....
真臻 PCB Design
About the screen distortion problem when using ov7725 camera
1. The Wildfire camera module is used and transplanted to the RTT system of the Loongson 1c platform 2. When the data transmitted by the camera is displayed on the LCD screen, a distorted screen is fo...
xycgood FPGA/CPLD
No timing issues encountered
[table] [tr][td][float=right] [/float] SPI's CPOL=0, CPHA=1, falling edge data is written from the controller to the chip, and rising edge data is read from the chip to the controller. The falling edg...
gaorz_ MCU

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2796  1820  361  2126  2271  57  37  8  43  46 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号