2200CGF600223LA datasheet, PDF

2200CGF600223LA: DescriptionStrain Guage Sensor, Gage, 0Psi Min, 60Psi Max, 0.25%, 1-6V, Cylindrical; File Size507KB，4 Pages; ManufacturerGems Sensors & Controls

Download Datasheet Parametric View All

2200CGF600223LA Overview

Strain Guage Sensor, Gage, 0Psi Min, 60Psi Max, 0.25%, 1-6V, Cylindrical

Parameter Name	Attribute value
Is it Rohs certified?	incompatible
Maker	Gems Sensors & Controls
Reach Compliance Code	unknown
Maximum accuracy(%)	0.25%
shell	STAINLESS STEEL
Nominal offset	1V
Maximum operating temperature	80 °C
Minimum operating temperature	-20 °C
Output range	1-6V
Output type	ANALOG VOLTAGE
Package Shape/Form	CYLINDRICAL
port type	1/4 NPT
Maximum pressure range	60 Psi
Minimum pressure range
Pressure sensing mode	GAGE
Sensor/temperature sensor type	PRESSURE SENSOR,STRAIN GUAGE
Maximum supply voltage	35 V
Minimum supply voltage	1.5 V
Termination type	PLASTIC CABLE GLAND

Circuit Simulation Multisim Getting Started Guide (PDF file format): Used for circuit simulation. . Very good, detailed tutorial on essential tools for electronic development. . ....; Yound MCU

The subnet mask obtained by EVDO dial-up is always 255.0.0.0: Under the wince5.0 platform, after dialing with the 3G\EVDO module, the dial-up connection shows "connected", but the web page cannot be opened. After a while, it prompts that the connection is lost, ...; cosmo.wu Embedded System

Dynamic power management technology based on prior knowledge: Abstract: "Dynamic power management" is a design method to reduce power consumption by dynamically allocating system resources to complete system tasks with the least components or the lowest workload...; zbz0529 Power technology

【Practical tools】Visio timing diagram drawing component: The practical method of drawing timing diagram components in Visio is very simple. Download, unzip, and then put it in a fixed location. The default search location of Visio is "D:\Users Directory\My ...; 小梅哥 FPGA/CPLD

Simulating FIFO with ModelSim (Transferred): [p=26, null, left][color=rgb(82, 82, 82)][font=Arial][size=16px]Since the simulation FIFO requires clock resources, the PLL module used in the previous article is used. In the simulation of FIFO modul...; chenzhufly FPGA/CPLD

Excuse me, why is the digital tube display not bright enough?: I use 6 common cathode digital tubes. The P1 port connects to each segment of the digital tube, and the P0 port controls the on/off of the digital tube. I have connected it like this: A 9-pin 5.1K sin...; pangxie Embedded System

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components