datasheet
EEWORLDEEWORLDEEWORLD
Datasheet
Part Number

Keyword

Search
Keyword

Part Number

Search
Datasheet> All Categories > Discrete semiconductor> The transistor> SI7448DP-E3
PDF
Preview

SI7448DP-E3

Description
TRANSISTOR 13.4 A, 20 V, 0.0065 ohm, N-CHANNEL, Si, POWER, MOSFET, POWERPAK, SO-8, FET General Purpose Power
CategoryDiscrete semiconductor    The transistor   
File Size43KB，4 Pages
ManufacturerVishay
Websitehttp://www.vishay.com
Environmental Compliance  
Download Datasheet Parametric View All

SI7448DP-E3 Overview

TRANSISTOR 13.4 A, 20 V, 0.0065 ohm, N-CHANNEL, Si, POWER, MOSFET, POWERPAK, SO-8, FET General Purpose Power

SI7448DP-E3 Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerVishay
Parts packaging codeSOT
package instructionSMALL OUTLINE, R-XDSO-C5
Contacts8
Reach Compliance Codeunknown
ECCN codeEAR99
Shell connectionDRAIN
ConfigurationSINGLE WITH BUILT-IN DIODE
Minimum drain-source breakdown voltage20 V
Maximum drain current (ID)13.4 A
Maximum drain-source on-resistance0.0065 Ω
FET technologyMETAL-OXIDE SEMICONDUCTOR
JESD-30 codeR-XDSO-C5
JESD-609 codee3
Humidity sensitivity level1
Number of components1
Number of terminals5
Operating modeENHANCEMENT MODE
Maximum operating temperature150 °C
Package body materialUNSPECIFIED
Package shapeRECTANGULAR
Package formSMALL OUTLINE
Peak Reflow Temperature (Celsius)260
Polarity/channel typeN-CHANNEL
Maximum pulsed drain current (IDM)50 A
Certification statusNot Qualified
surface mountYES
Terminal surfaceMATTE TIN
Terminal formC BEND
Terminal locationDUAL
Maximum time at peak reflow temperature40
transistor applicationsSWITCHING
Transistor component materialsSILICON

SI7448DP-E3 Preview

Si7448DP
New Product
Vishay Siliconix
N-Channel 20-V (D-S) Fast Switching MOSFET
PRODUCT SUMMARY
V
DS
(V)
20
FEATURES
I
D
(A)
22
19
r
DS(on)
(W)
0.0065 @ V
GS
= 4.5 V
0.009 @ V
GS
= 2.5 V
D
TrenchFETr Power MOSFET
D
New Low Thermal Resistance PowerPAKt
Package with Low 1.07-mm Profile
APPLICATIONS
D
Synchronous Rectifier–Low Output Voltage
D
Portable Computer Battery Selection or
Protection
PowerPakt SO-8
D
6.15 mm
S
1
2
3
4
D
8
7
6
5
D
D
D
S
S
G
5.15 mm
G
S
N-Channel MOSFET
Bottom View
ABSOLUTE MAXIMUM RATINGS (T
A
= 25_C UNLESS OTHERWISE NOTED)
Parameter
Drain-Source Voltage
Gate-Source Voltage
Continuous Drain Current (T
J
= 150_C)
a
_
Pulsed Drain Current
Continuous Source Current (Diode Conduction)
a
Maximum Power Dissipation
a
Operating Junction and Storage Temperature Range
T
A
= 25_C
T
A
= 70_C
T
A
= 25_C
T
A
= 70_C
Symbol
V
DS
V
GS
10 secs
20
"12
22
Steady State
Unit
V
13.4
10.7
50
A
1.6
1.9
1.2
–55 to 150
W
_C
I
D
I
DM
I
S
P
D
T
J
, T
stg
17.6
4.3
5.2
3.3
THERMAL RESISTANCE RATINGS
Parameter
t
v
10 sec
Maximum Junction-to-Ambient
a
Maximum Junction-to-Case (Drain)
Notes
a. Surface Mounted on 1” x 1” FR4 Board.
Document Number: 71635
S-04019—Rev. A, 11-Jun-01
www.vishay.com
Steady State
Steady State
R
thJA
R
thJC
Symbol
Typical
19
52
1.5
Maximum
24
65
1.8
Unit
_C/W
C/W
1
Si7448DP
Vishay Siliconix
New Product
MOSFET SPECIFICATIONS (T
J
= 25_C UNLESS OTHERWISE NOTED)
Parameter
Static
Gate Threshold Voltage
Gate-Body Leakage
Zero Gate Voltage Drain Current
On-State Drain Current
a
Drain-Source On-State Resistance
a
Forward Transconductance
a
Diode Forward Voltage
a
V
GS(th)
I
GSS
I
DSS
I
D(on)
r
DS(on)
g
fs
V
SD
V
DS
= V
GS
, I
D
= 250
mA
V
DS
= 0 V, V
GS
=
"12
V
V
DS
= 16 V, V
GS
= 0 V
V
DS
= 16 V, V
GS
= 0 V, T
J
= 85_C
V
DS
w
5 V, V
GS
= 4.5 V
V
GS
= 4.5 V, I
D
= 22 A
V
GS
= 2.5 V, I
D
= 19 A
V
DS
= 15 V, I
D
= 22 A
I
S
= 3 A, V
GS
= 0 V
50
0.0054
0.0075
90
0.8
1.2
0.0065
0.009
S
V
0.6
"100
1
20
V
nA
mA
m
A
W
Symbol
Test Condition
Min
Typ
Max
Unit
Dynamic
b
Total Gate Charge
Gate-Source Charge
Gate-Drain Charge
Gate-Resistance
Turn-On Delay Time
Rise Time
Turn-Off Delay Time
Fall Time
Source-Drain Reverse Recovery Time
Q
g
Q
gs
Q
gd
R
G
t
d(on)
t
r
t
d(off)
t
f
t
rr
I
F
= 3 A, di/dt = 100 A/ms
V
DD
= 10 V, R
L
= 10
W
I
D
^
1 A, V
GEN
= 10 V, R
G
= 6
W
V
DS
= 10 V, V
GS
= 4.5 V, I
D
= 21 A
38
8
8.5
0.9
22
22
125
60
60
35
35
190
90
90
ns
W
50
nC
Notes
a. Pulse test; pulse width
v
300
ms,
duty cycle
v
2%.
b. Guaranteed by design, not subject to production testing.
TYPICAL CHARACTERISTICS (25_C UNLESS NOTED)
Output Characteristics
50
V
GS
= 4.5 thru 2.5 V
40
2V
I
D
– Drain Current (A)
30
I
D
– Drain Current (A)
30
40
50
Transfer Characteristics
20
20
T
C
= 125_C
10
25_C
–55_C
0
0.0
10
1.5 V
0
0
1
2
3
4
5
0.5
1.0
1.5
2.0
2.5
V
DS
– Drain-to-Source Voltage (V)
V
GS
– Gate-to-Source Voltage (V)
www.vishay.com
2
Document Number: 71635
S-04019—Rev. A, 11-Jun-01
Si7448DP
New Product
TYPICAL CHARACTERISTICS (25_C UNLESS NOTED)
On-Resistance vs. Drain Current
0.012
7000
6000
C – Capacitance (pF)
C
iss
5000
4000
3000
2000
1000
0
0
10
20
30
40
50
0
4
8
12
16
20
C
rss
C
oss
Vishay Siliconix
Capacitance
r
DS(on)
– On-Resistance (
W
)
0.010
V
GS
= 2.5 V
V
GS
= 4.5 V
0.008
0.006
0.004
0.002
0.000
I
D
– Drain Current (A)
V
DS
– Drain-to-Source Voltage (V)
Gate Charge
5
V
GS
– Gate-to-Source Voltage (V)
V
DS
= 10 V
I
D
= 22 A
1.6
On-Resistance vs. Junction Temperature
3
r
DS(on)
– On-Resistance (
W)
(Normalized)
4
1.4
V
GS
= 10 V
I
D
= 22 A
1.2
2
1.0
1
0.8
0
0
8
16
24
32
40
0.6
–50
–25
0
25
50
75
100
125
150
Q
g
– Total Gate Charge (nC)
T
J
– Junction Temperature (_C)
Source-Drain Diode Forward Voltage
50
0.020
On-Resistance vs. Gate-to-Source Voltage
r
DS(on)
– On-Resistance (
W
)
I
S
– Source Current (A)
0.015
I
D
= 22 A
T
J
= 150_C
10
0.010
T
J
= 25_C
0.005
1
0.0
0.000
0.2
0.4
0.6
0.8
1.0
1.2
0
1
2
3
4
5
V
SD
– Source-to-Drain Voltage (V)
V
GS
– Gate-to-Source Voltage (V)
Document Number: 71635
S-04019—Rev. A, 11-Jun-01
www.vishay.com
3
Si7448DP
Vishay Siliconix
New Product
TYPICAL CHARACTERISTICS (25_C UNLESS NOTED)
Threshold Voltage
0.6
0.4
0.2
V
GS(th)
Variance (V)
–0.0
–0.2
–0.4
–0.6
20
–0.8
–1.0
–50
0
–25
0
25
50
75
100
125
150
0.001
0.01
0.1
Time (sec)
1
10
T
J
– Temperature (_C)
Power (W)
60
I
D
= 250
mA
80
100
Single Pulse Power, Juncion-To-Ambient
40
Normalized Thermal Transient Impedance, Junction-to-Ambient
2
1
Duty Cycle = 0.5
Normalized Effective Transient
Thermal Impedance
0.2
Notes:
0.1
0.1
0.05
t
1
P
DM
0.02
t
2
1. Duty Cycle, D =
2. Per Unit Base = R
thJA
= 68_C/W
t
1
t
2
Single Pulse
0.01
10
–4
10
–3
10
–2
10
–1
1
Square Wave Pulse Duration (sec)
3. T
JM
– T
A
= P
DM
Z
thJA(t)
4. Surface Mounted
10
100
600
Normalized Thermal Transient Impedance, Junction-to-Case
2
1
Duty Cycle = 0.5
Normalized Effective Transient
Thermal Impedance
0.2
0.1
0.1
0.05
0.02
Single Pulse
0.01
10
–4
10
–3
10
–2
10
–1
Square Wave Pulse Duration (sec)
1
10
www.vishay.com
4
Document Number: 71635
S-04019—Rev. A, 11-Jun-01
More (Only the first 5 pages are displayed. Please Download Datasheet to view the full content.) >

Recommended Resources

Inverter car audio amplifier circuit diagram

Alarm circuit using SD3 smoke detector

CWl525A single-ended parallel circuit

Diode AND gate decoding circuit (2)

STR6020 power supply

555 bus stop indicator circuit

Cup showing temperature
The battery logo on the side of this cup is actually a scale that shows the temperature inside the cup. It can automatically change color according to the temperature of the water in the cup, so you d...
xyh_521 Creative Market
Study of TMS320F28335 ADC module
The TMS320F28335 contains a 12-bit AD converter with the following features:12-bit ADC core with built-in (sample and hold) S/HAnalog input: 0.0V to 3.0V (voltages above 3.0V produce full-scale conver...
火辣西米秀 Microcontroller MCU
Design of smart home system based on smart phone and PC
[i=s]This post was last edited by jameswangsynnex on 2015-3-3 19:59[/i] Whether it is mobile phones or home appliances, they are gradually integrated into the network. Information appliances are consu...
探路者 Mobile and portable
【CH579M-R1】+A/D acquisition and sensor usage and value display (1)
[i=s]This post was last edited by jinglixixi on 2020-9-20 09:10[/i]CH579M has 14 channels of 12-bit ADC and supports 14-channel touch keys. In addition, there is an internal battery detection channel ...
jinglixixi Domestic Chip Exchange
ADI Classic 6 e-books
[i=s]This post was last edited by music_586 on 2014-10-11 12:47[/i] :)...
music_586 ADI Reference Circuit
Performance analysis and improved algorithm of CAB blind adaptive beamforming
The sinc window cyclic leakage effect caused by limited sampling data in the CAB blind adaptive beamforming algorithm and . An improved CAB algorithm, the forgetting factor CAB algorithm (F -CAB), is ...
JasonYoo FPGA/CPLD
Shortcut:   00 01 02 03 04 05 06 07 08 09 0A 0C 0F 0J 0L 0M 0R 0S 0T 0Z 10 11 12 13 14 15 16 17 18 19 1A 1B 1C 1D 1E 1F 1H 1K 1M 1N 1P 1S 1T 1V 1X 1Z 20 21 22 23 24 25 26 27 28 29 2A 2B 2C 2D 2E 2F 2G 2K 2M 2N 2P 2Q 2R 2S 2T 2W 2Z 30 31 32 33 34 35 36 37 38 39 3A 3B 3C 3D 3E 3F 3G 3H 3J 3K 3L 3M 3N 3P 3R 3S 3T 3V 40 41 42 43 44 45 46 47 48 49 4A 4B 4C 4D 4M 4N 4P 4S 4T 50 51 52 53 54 55 56 57 58 59 5A 5B 5C 5E 5G 5H 5K 5M 5N 5P 5S 5T 5V 60 61 62 63 64 65 66 67 68 69 6A 6C 6E 6F 6M 6N 6P 6R 6S 6T 70 71 72 73 74 75 76 77 78 79 7A 7B 7C 7M 7N 7P 7Q 7V 7W 7X 80 81 82 83 84 85 86 87 88 89 8A 8D 8E 8L 8N 8P 8S 8T 8W 8Y 8Z 90 91 92 93 94 95 96 97 98 99 9A 9B 9C 9D 9F 9G 9H 9L 9S 9T 9W

Popular Components

  1. TAZF685K025CBSC0024
  2. SF302D-A
  3. TKJ3W18B32TSB
  4. S71JL064HA0BFI013
  5. E346F1003M
  6. B57164K0150K055
  7. WF25F1072UALQ
  8. TNPW04028K25FEED0H
  9. BAW56W-AU_TX_00001
  10. SMA4755A
  11. A2005WVB-2x8P-G30
  12. RVT1C101M0607

Popular Articles

  1. Working wiring diagram of electric valve positioner
  2. After 30 years of hard work, SK Group has implemented happiness management and grown together with the Chinese market
  3. What is the difference between DCS and PLC
  4. High-Performance Power Semiconductor Company MPS Gains Momentum and Is Included in the S&P 500 Index
  5. ST launches ST4SIM M2M GSMA-compliant eSIM chip for mass market
  6. What is automatic triggering?
  7. 5G drives smartphone AP to achieve double-digit growth for six consecutive quarters; Qualcomm ranks first
  8. Galaxy Note 22 will be the first to use it, Samsung patent shows S Pen
  9. Will Nvidia's acquisition of ARM be approved? The EU will give the answer on October 13
  10. 51 single chip microcomputer realizes the combination key triggering of matrix keyboard

Technical ResourceMore

  1. UM0412 DFUSE USB device firmware upgrade function extension document
  2. FPGA Implementation of Miller Modulation Subcarrier Codec
  3. Application of Kalman Filter in Passive Target Tracking System
  4. ProE full set of Chinese tutorials - download
  5. Automatic Control Principles Tutorial Courseware (Word Version)
  6. Altium Designer 6 schematic component library collection
  7. Telephone Remote Control System Designed by FPGA
  8. Research on system frequency measurement method and simulation of frequency measurement algorithm based on DFT
  9. Piezoelectric ceramic driving method in optical fiber sensor demodulation
  10. Haier circuit diagram

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

About Us Customer Service Contact Information Datasheet Sitemap LatestNews
Index Files: 1413  2638  1573  605  1530  29  54  32  13  31 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号