EEWORLDEEWORLDEEWORLD

Part Number

Search

VJ1808Y472KNPAT5Z

Description
CAPACITOR, CERAMIC, MULTILAYER, 250 V, X7R, 0.0047 uF, SURFACE MOUNT, 1808, CHIP, HALOGEN FREE & ROHS COMPLIANT
CategoryPassive components    capacitor   
File Size121KB,6 Pages
ManufacturerVishay
Websitehttp://www.vishay.com
Environmental Compliance  
Download Datasheet Parametric View All

VJ1808Y472KNPAT5Z Overview

CAPACITOR, CERAMIC, MULTILAYER, 250 V, X7R, 0.0047 uF, SURFACE MOUNT, 1808, CHIP, HALOGEN FREE & ROHS COMPLIANT

VJ1808Y472KNPAT5Z Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerVishay
package instruction, 1808
Reach Compliance Codecompliant
ECCN codeEAR99
capacitance0.0047 µF
Capacitor typeCERAMIC CAPACITOR
dielectric materialsCERAMIC
high1.7 mm
JESD-609 codee4
length4.57 mm
Manufacturer's serial numberVJ
Installation featuresSURFACE MOUNT
multi-layerYes
negative tolerance10%
Number of terminals2
Maximum operating temperature125 °C
Minimum operating temperature-55 °C
Package shapeRECTANGULAR PACKAGE
Package formSMT
method of packingTR, EMBOSSED PLASTIC, 7 INCH
positive tolerance10%
Rated (DC) voltage (URdc)250 V
seriesVJ HVARC GUARD
size code1808
surface mountYES
Temperature characteristic codeX7R
Temperature Coefficient15% ppm/°C
Terminal surfaceSilver/Palladium (Ag/Pd)
Terminal shapeWRAPAROUND
width2.03 mm
VJ HVArc Guard
®
X7R
Vishay Vitramon
Surface Mount Multilayer Ceramic Chip Capacitors
Prohibit Surface Arc-over in High Voltage Applications
FEATURES
For this Worldwide Patented Technology
MLCC that protects against surface arc-over
Surface mount, wet build process
Reliable Noble Metal Electrode (NME) system
Higher capacitances and smaller case sizes that save
board space, as compared to standard high voltage
MLCCs
Voltage breakdowns as much as double of competitor
products
Excellent high voltage performance
Available with polymer termination for increase resistance to
board flex cracking. Please contact factory for availability.
Speciality: High voltage applications
Halogen-free according to IEC 61249-2-21
HVArc Guard
®
Capacitor
with
no Surface Arc-over
Standard Capacitor
with
Surface Arc-over
APPLICATIONS
Power Supplies
DC-to-DC converters (Buck and Boost)
Voltage multipliers for flyback converters
Lighting and AC power applications contact:
mlcc@vishay.com
ELECTRICAL SPECIFICATIONS
Note:
Electrical characteristics at + 25 °C unless otherwise specified
Operating Temperature:
- 55 °C to + 125 °C
Capacitance Range:
100 pF to 0.27 µF
Voltage Range:
250 V
DC
to 1000 V
DC
Temperature Coefficient of Capacitance (TCC):
± 15 % from - 55 °C to + 125 °C, with 0 Vdc applied
Dissipation Factor:
2.5 % max. at 1.0 V
RMS
and 1 kHz
Aging Rate:
1 % maximum per decade
Insulation Resistance (IR):
At + 25 °C and rated voltage 100 000 MΩ minimum or
1000
ΩF,
whichever is less
At + 125 °C and rated voltage 10 000 MΩ minimum or
100
ΩF,
whichever is less
Dielectric Strength Test:
Performed per method 103 of EIA 198-2-E.
Applied test voltages:
500 V
DC
-rated: 200 % of rated voltage
630 V
DC
-rated: 150 % of rated voltage
1000 V
DC
-rated: 120 % of rated voltage
Document Number: 45057
Revision: 26-Feb-10
For technical questions, contact:
mlcc@vishay.com
www.vishay.com
1
I want Vxworks OS source code
This kind of commercial code is rare, and is a treasure for learning. I want to get it. Is there anyone in this field who can provide it? I just want to learn....
yygy Real-time operating system RTOS
How to Eliminate the Output Offset Error of the MSP4301611 Internal 12-bit DAC Module
The manual says that it can be corrected by controlling the DAC12CALON bit, but in actual use, it is found that there is still an offset error, often a negative offset of about 0.01mv. 1. How can I el...
zhangxiajoa Microcontroller MCU
【GD32450I-EVAL】ADC: software trigger + interrupt + single conversion mode
1. ADC performance GD32F450 has 3 ADCs, and the sampling speed of each ADC can reach up to 2.6Mpsp, which is still under the condition of 12-bit maximum precision. If the precision is reduced, it can ...
tinnu GD32 MCU
Development of memory chip packaging technology
Abstract This paper mainly introduces the current status and future development of international memory chip packaging technology....
feifei FPGA/CPLD
Master's thesis<>, how to reflect the algorithm?
My friend, Master's thesis, according to the standards of a master's thesis, how to present the algorithm? Please give some advice....
aofa Embedded System
Problems with arm development board and camera~
My question is this: I want to use the arm development board to receive four-way video signals. How can I do this? How can I combine the four cameras (what device should I use?), and then connect them...
alexjoy ARM Technology

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1105  445  1507  2288  473  23  9  31  47  10 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号