&RS\ULJKW1RWLFH
&RS\ULJKW
9,$ 7HFKQRORJLHV ,QFRUSRUDWHG
3ULQWHG LQ WKH 8QLWHG 6WDWHV $
//
5
,*+76
5
(6(59('
1R SDUW RI WKLV GRFXPHQW PD\ EH UHSURGXFHG WUDQVPLWWHG WUDQVFULEHG VWRUHG LQ D UHWULHYDO V\VWHP RU WUDQVODWHG LQWR
DQ\ ODQJXDJH LQ DQ\ IRUP RU E\ DQ\ PHDQV HOHFWURQLF PHFKDQLFDO PDJQHWLF RSWLFDO FKHPLFDO PDQXDO RU RWKHUZLVH
ZLWKRXW WKH SULRU ZULWWHQ SHUPLVVLRQ RI 9,$ 7HFKQRORJLHV ,QFRUSRUDWHG
7KH 97& DQG 97&$ PD\ RQO\ EH XVHG WR LGHQWLI\ SURGXFWV RI 9,$ 7HFKQRORJLHV
36
%
LV D UHJLVWHUHG WUDGHPDUN RI ,QWHUQDWLRQDO %XVLQHVV 0DFKLQHV &RUS
:LQGRZV
%
DQG 3OXJ DQG 3OD\
%
DUH UHJLVWHUHG WUDGHPDUNV RI 0LFURVRIW &RUS
3&,
%
LV D UHJLVWHUHG WUDGHPDUN RI WKH 3&, 6SHFLDO ,QWHUHVW *URXS
9(6$ LV D WUDGHPDUN RI WKH 9LGHR (OHFWURQLFV 6WDQGDUGV $VVRFLDWLRQ
$OO WUDGHPDUNV DUH WKH SURSHUWLHV RI WKHLU UHVSHFWLYH RZQHUV
3HQWLXP3UR
%
*7/
%
DQG $3,&
%
DUH UHJLVWHUHG WUDGHPDUNV RI ,QWHO &RUS
'LVFODLPHU1RWLFH
1R OLFHQVH LV JUDQWHG LPSOLHG RU RWKHUZLVH XQGHU DQ\ SDWHQW RU SDWHQW ULJKWV RI 9,$ 7HFKQRORJLHV
9,$ 7HFKQRORJLHV
PDNHV QR ZDUUDQWLHV LPSOLHG RU RWKHUZLVH LQ UHJDUG WR WKLV GRFXPHQW DQG WR WKH SURGXFWV GHVFULEHG LQ WKLV GRFXPHQW
7KH LQIRUPDWLRQ SURYLGHG E\ WKLV GRFXPHQW LV EHOLHYHG WR EH DFFXUDWH DQG UHOLDEOH WR WKH SXEOLFDWLRQ GDWH RI WKLV
GRFXPHQW
+RZHYHU 9,$ 7HFKQRORJLHV DVVXPHV QR UHVSRQVLELOLW\ IRU DQ\ HUURUV LQ WKLV GRFXPHQW
)XUWKHUPRUH 9,$
7HFKQRORJLHV DVVXPHV QR UHVSRQVLELOLW\ IRU WKH XVH RU PLVXVH RI WKH LQIRUPDWLRQ LQ WKLV GRFXPHQW DQG IRU DQ\ SDWHQW
LQIULQJHPHQWV WKDW PD\ DULVH IURP WKH XVH RI WKLV GRFXPHQW
7KH LQIRUPDWLRQ DQG SURGXFW VSHFLILFDWLRQV ZLWKLQ WKLV
GRFXPHQW DUH VXEMHFW WR FKDQJH DW DQ\ WLPH ZLWKRXW QRWLFH DQG ZLWKRXW REOLJDWLRQ WR QRWLI\ DQ\ SHUVRQ RI VXFK FKDQJH
2IILFHV
86$ 2IILFH
%UDQGLQ &RXUW
)UHPRQW &$
86$
7HO
)D[
7DLSHL 2IILFH
WK )ORRU 1R
&KXQJ&KHQJ 5RDG +VLQ7LHQ
7DLSHL 7DLZDQ
7HO
)D[
52&
2QOLQH6HUYLFHV
+RPH 3DJH
)73 6HUYHU
%%6
KWWSZZZYLDFRPWZ
IWSYLDFRPWZ
9,$7HFKQRORJLHV,QF
VT82C586A
T
ABLE OF
C
ONTENTS
REVISION HISTORY........................................................................................................................................................................I
TABLE OF CONTENTS.................................................................................................................................................................. II
LIST OF FIGURES..........................................................................................................................................................................III
LIST OF TABLES ...........................................................................................................................................................................IV
OVERVIEW ....................................................................................................................................................................................... 3
PINOUTS ............................................................................................................................................................................................ 4
REGISTERS ..................................................................................................................................................................................... 10
R
EGISTER
O
VERVIEW
................................................................................................................................................................. 10
C
ONFIGURATION
S
PACE
I/O ....................................................................................................................................................... 15
R
EGISTER
D
ESCRIPTIONS
............................................................................................................................................................ 16
VIA-Specific I/O Ports.......................................................................................................................................................... 16
Legacy I/O Ports ................................................................................................................................................................... 16
Keyboard Controller Registers.............................................................................................................................................................. 17
DMA Controller I/O Registers .............................................................................................................................................................. 19
Interrupt Controller Registers ............................................................................................................................................................... 20
Timer / Counter Registers ..................................................................................................................................................................... 21
CMOS / RTC Registers......................................................................................................................................................................... 21
PCI to ISA Bridge Registers (Function 0) .......................................................................................................................... 22
PCI Configuration Space Header .......................................................................................................................................................... 22
ISA Bus Control.................................................................................................................................................................................... 22
Plug and Play Control ........................................................................................................................................................................... 25
Power Management............................................................................................................................................................................... 26
Strap Options ........................................................................................................................................................................................ 28
Enhanced IDE Controller Registers (Function 1).............................................................................................................. 29
PCI Configuration Space Header .......................................................................................................................................................... 29
IDE-Controller-Specific Confiiguration Registers ................................................................................................................................ 31
IDE I/O Registers.................................................................................................................................................................................. 33
Universal Serial Bus Controller Registers (Function 2) .................................................................................................... 34
PCI Configuration Space Header .......................................................................................................................................................... 34
USB-Specific Configuration Registers.................................................................................................................................................. 35
USB I/O Registers................................................................................................................................................................................. 35
ELECTRICAL SPECIFICATIONS............................................................................................................................................... 36
A
BSOLUTE
M
AXIMUM
R
ATINGS
................................................................................................................................................. 36
DC C
HARACTERISTICS
................................................................................................................................................................ 36
PACKAGE MECHANICAL SPECIFICATIONS ........................................................................................................................ 37
Preliminary Revision 0.1
October 13, 1996
-ii-
Table of Contents