EEWORLDEEWORLDEEWORLD

Part Number

Search

AM29C943DC

Description
D Latch, 1-Func, 9-Bit, CMOS, CDIP24
Categorylogic    logic   
File Size492KB,10 Pages
ManufacturerAMD
Websitehttp://www.amd.com
Download Datasheet Parametric Compare View All

AM29C943DC Overview

D Latch, 1-Func, 9-Bit, CMOS, CDIP24

AM29C943DC Parametric

Parameter NameAttribute value
Is it Rohs certified?incompatible
package instructionDIP, DIP24,.3
Reach Compliance Codeunknow
JESD-30 codeR-XDIP-T24
JESD-609 codee0
Load capacitance (CL)50 pF
Logic integrated circuit typeD LATCH
MaximumI(ol)0.024 A
Number of digits9
Number of functions1
Number of terminals24
Maximum operating temperature70 °C
Minimum operating temperature
Output characteristics3-STATE
Package body materialCERAMIC
encapsulated codeDIP
Encapsulate equivalent codeDIP24,.3
Package shapeRECTANGULAR
Package formIN-LINE
Prop。Delay @ Nom-Su13 ns
Certification statusNot Qualified
surface mountNO
technologyCMOS
Temperature levelCOMMERCIAL
Terminal surfaceTin/Lead (Sn/Pb)
Terminal formTHROUGH-HOLE
Terminal pitch2.54 mm
Terminal locationDUAL
Base Number Matches1

AM29C943DC Related Products

AM29C943DC AM29C841DC AM29C841PCB AM29C843DC AM29C843PCB AM29C941DC AM29C943PCB AM29C941PCB
Description D Latch, 1-Func, 9-Bit, CMOS, CDIP24 D Latch, 1-Func, 10-Bit, CMOS, CDIP24 D Latch, 1-Func, 10-Bit, CMOS, PDIP24 D Latch, 1-Func, 9-Bit, CMOS, CDIP24 D Latch, 1-Func, 9-Bit, CMOS, PDIP24 D Latch, 1-Func, 10-Bit, CMOS, CDIP24 D Latch, 1-Func, 9-Bit, CMOS, PDIP24 D Latch, 1-Func, 10-Bit, CMOS, PDIP24
Is it Rohs certified? incompatible incompatible incompatible incompatible incompatible incompatible incompatible incompatible
package instruction DIP, DIP24,.3 DIP, DIP24,.3 DIP, DIP24,.3 DIP, DIP24,.3 DIP, DIP24,.3 DIP, DIP24,.3 DIP, DIP24,.3 DIP, DIP24,.3
Reach Compliance Code unknow unknow unknow unknow unknow unknow unknow unknow
JESD-30 code R-XDIP-T24 R-XDIP-T24 R-PDIP-T24 R-XDIP-T24 R-PDIP-T24 R-XDIP-T24 R-PDIP-T24 R-PDIP-T24
JESD-609 code e0 e0 e0 e0 e0 e0 e0 e0
Load capacitance (CL) 50 pF 50 pF 50 pF 50 pF 50 pF 50 pF 50 pF 50 pF
Logic integrated circuit type D LATCH D LATCH D LATCH D LATCH D LATCH D LATCH D LATCH D LATCH
MaximumI(ol) 0.024 A 0.024 A 0.024 A 0.024 A 0.024 A 0.024 A 0.024 A 0.024 A
Number of digits 9 10 10 9 9 10 9 10
Number of functions 1 1 1 1 1 1 1 1
Number of terminals 24 24 24 24 24 24 24 24
Maximum operating temperature 70 °C 70 °C 70 °C 70 °C 70 °C 70 °C 70 °C 70 °C
Output characteristics 3-STATE 3-STATE 3-STATE 3-STATE 3-STATE 3-STATE 3-STATE 3-STATE
Package body material CERAMIC CERAMIC PLASTIC/EPOXY CERAMIC PLASTIC/EPOXY CERAMIC PLASTIC/EPOXY PLASTIC/EPOXY
encapsulated code DIP DIP DIP DIP DIP DIP DIP DIP
Encapsulate equivalent code DIP24,.3 DIP24,.3 DIP24,.3 DIP24,.3 DIP24,.3 DIP24,.3 DIP24,.3 DIP24,.3
Package shape RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR
Package form IN-LINE IN-LINE IN-LINE IN-LINE IN-LINE IN-LINE IN-LINE IN-LINE
Prop。Delay @ Nom-Su 13 ns 11 ns 11 ns 13 ns 13 ns 13 ns 13 ns 13 ns
surface mount NO NO NO NO NO NO NO NO
technology CMOS CMOS CMOS CMOS CMOS CMOS CMOS CMOS
Temperature level COMMERCIAL COMMERCIAL COMMERCIAL COMMERCIAL COMMERCIAL COMMERCIAL COMMERCIAL COMMERCIAL
Terminal surface Tin/Lead (Sn/Pb) Tin/Lead (Sn/Pb) Tin/Lead (Sn/Pb) Tin/Lead (Sn/Pb) Tin/Lead (Sn/Pb) Tin/Lead (Sn/Pb) Tin/Lead (Sn/Pb) Tin/Lead (Sn/Pb)
Terminal form THROUGH-HOLE THROUGH-HOLE THROUGH-HOLE THROUGH-HOLE THROUGH-HOLE THROUGH-HOLE THROUGH-HOLE THROUGH-HOLE
Terminal pitch 2.54 mm 2.54 mm 2.54 mm 2.54 mm 2.54 mm 2.54 mm 2.54 mm 2.54 mm
Terminal location DUAL DUAL DUAL DUAL DUAL DUAL DUAL DUAL
Base Number Matches 1 1 1 1 1 1 1 1
Can it be shared?
Can you share [img]https://bbs.eeworld.com.cn/images/posticons/3.gif[/img]...
daowei01 MCU
What is the output/input impedance value of CC2xxx?
For single-ended output/input, we can consider it as 50 Ohm. For double-ended differential ports, such as CC253x and CC254x, the differential impedance is a non-standard value.TI recommends copying th...
Aguilera RF/Wirelessly
Can FPGA realize the digital processing requirements of DSP?
Generally, digital processing and logic control are implemented using DSP plus FPGA. Recently, I want to use FPGA to implement digital processing and logic control. I heard from someone in communicati...
yaking86 FPGA/CPLD
How to achieve wireless interconnection between two machines?
There are two computers, more than 200 meters apart. How can I use a wireless network card to connect the two computers? Is it possible without wireless routing and wireless access?...
wujieflash Embedded System
Help: When debugging the kernel on Marvell PXA310, after the kernel starts, the serial port does not output any startup information. Tip: The serial port cannot be registered. Attached: DEBUG debugging information
I am working on Android porting recently. I patched and compiled the linux kernel provided by Marvell, generated a kernel zImage file, and downloaded it to the pxa310 platform through blob tftp. The c...
qinxuewei101 Embedded System
Clock design based on DS1302 chip
Clock design based on DS1302 chip...
hai88920081 MCU

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2921  939  1693  319  58  59  19  35  7  2 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号