74LVC38APY datasheet, PDF - EEWORLD Datasheet

74LVC38APY: DescriptionNAND Gate, CMOS, PDSO14; Categorylogic logic; File Size271KB，5 Pages; ManufacturerIDT (Integrated Device Technology)

Download Datasheet Parametric Compare View All

74LVC38APY Overview

NAND Gate, CMOS, PDSO14

Parameter Name	Attribute value
Is it Rohs certified?	incompatible
Maker	IDT (Integrated Device Technology)
package instruction	SSOP, SSOP14,.3
Reach Compliance Code	unknown
JESD-30 code	R-PDSO-G14
JESD-609 code	e0
Logic integrated circuit type	NAND GATE
MaximumI(ol)	0.024 A
Number of terminals	14
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Output characteristics	OPEN-DRAIN
Package body material	PLASTIC/EPOXY
encapsulated code	SSOP
Encapsulate equivalent code	SSOP14,.3
Package shape	RECTANGULAR
Package form	SMALL OUTLINE, SHRINK PITCH
power supply	3.3 V
Prop。Delay @ Nom-Sup	5.2 ns
Certification status	Not Qualified
Schmitt trigger	NO
Nominal supply voltage (Vsup)	3.3 V
surface mount	YES
technology	CMOS
Temperature level	INDUSTRIAL
Terminal surface	Tin/Lead (Sn/Pb)
Terminal form	GULL WING
Terminal pitch	0.635 mm
Terminal location	DUAL

	74LVC38APY	74LVC38ADC	74LVC38APG
Description	NAND Gate, CMOS, PDSO14	NAND Gate, CMOS, PDSO14	NAND Gate, CMOS, PDSO14
Is it Rohs certified?	incompatible	incompatible	incompatible
Maker	IDT (Integrated Device Technology)	IDT (Integrated Device Technology)	IDT (Integrated Device Technology)
Reach Compliance Code	unknown	unknown	not_compliant
JESD-30 code	R-PDSO-G14	R-PDSO-G14	R-PDSO-G14
JESD-609 code	e0	e0	e0
Logic integrated circuit type	NAND GATE	NAND GATE	NAND GATE
MaximumI(ol)	0.024 A	0.024 A	0.024 A
Number of terminals	14	14	14
Maximum operating temperature	85 °C	85 °C	85 °C
Minimum operating temperature	-40 °C	-40 °C	-40 °C
Output characteristics	OPEN-DRAIN	OPEN-DRAIN	OPEN-DRAIN
Package body material	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY
encapsulated code	SSOP	SOP	TSSOP
Encapsulate equivalent code	SSOP14,.3	SOP14,.25	TSSOP14,.25
Package shape	RECTANGULAR	RECTANGULAR	RECTANGULAR
Package form	SMALL OUTLINE, SHRINK PITCH	SMALL OUTLINE	SMALL OUTLINE, THIN PROFILE, SHRINK PITCH
power supply	3.3 V	3.3 V	3.3 V
Prop。Delay @ Nom-Sup	5.2 ns	5.2 ns	5.2 ns
Certification status	Not Qualified	Not Qualified	Not Qualified
Schmitt trigger	NO	NO	NO
Nominal supply voltage (Vsup)	3.3 V	3.3 V	3.3 V
surface mount	YES	YES	YES
technology	CMOS	CMOS	CMOS
Temperature level	INDUSTRIAL	INDUSTRIAL	INDUSTRIAL
Terminal surface	Tin/Lead (Sn/Pb)	Tin/Lead (Sn/Pb)	Tin/Lead (Sn85Pb15)
Terminal form	GULL WING	GULL WING	GULL WING
Terminal pitch	0.635 mm	1.27 mm	0.635 mm
Terminal location	DUAL	DUAL	DUAL
package instruction	SSOP, SSOP14,.3	SOP, SOP14,.25	-

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components