CY7C9117-65GC datasheet, PDF - EEWORLD Datasheet

CY7C9117-65GC: DescriptionBit-Slice Processor, 16-Bit, CMOS, CPGA68, CERAMIC, PGA-68; CategoryThe embedded processor and controller Microcontrollers and processors; File Size947KB，31 Pages; ManufacturerCypress Semiconductor

Download Datasheet Parametric View All

CY7C9117-65GC Overview

Bit-Slice Processor, 16-Bit, CMOS, CPGA68, CERAMIC, PGA-68

Parameter Name	Attribute value
Is it Rohs certified?	incompatible
Maker	Cypress Semiconductor
Parts packaging code	PGA
package instruction	CERAMIC, PGA-68
Contacts	68
Reach Compliance Code	compliant
bit size	16
maximum clock frequency	15.4 MHz
External data bus width	16
JESD-30 code	S-CPGA-P68
JESD-609 code	e0
length	27.94 mm
Number of terminals	68
Maximum operating temperature	70 °C
Minimum operating temperature
Package body material	CERAMIC, METAL-SEALED COFIRED
encapsulated code	PGA
Encapsulate equivalent code	PGA68,11X11
Package shape	SQUARE
Package form	GRID ARRAY
Peak Reflow Temperature (Celsius)	NOT SPECIFIED
power supply	5 V
Certification status	Not Qualified
Maximum seat height	2.667 mm
speed	28.6 MHz
Maximum slew rate	145 mA
Maximum supply voltage	5.5 V
Minimum supply voltage	4.5 V
Nominal supply voltage	5 V
surface mount	NO
technology	CMOS
Temperature level	COMMERCIAL
Terminal surface	Tin/Lead (Sn/Pb)
Terminal form	PIN/PEG
Terminal pitch	2.54 mm
Terminal location	PERPENDICULAR
Maximum time at peak reflow temperature	NOT SPECIFIED
width	27.94 mm
uPs/uCs/peripheral integrated circuit type	BIT-SLICE MICROPROCESSOR

Are there any friends who are interested in wireless routing and network card circuits?: Wireless technology is developing very rapidly. WIFI technology has entered our homes. Recently, I have been very interested in wireless network cards and routers. I have also bought some equipment an...; JasonYoo RF/Wirelessly

Wuhan: Recruiting hardware circuit design engineers, FPGA design engineers and PCB design engineers: An electronics company in Wuhan located in Optics Valley has great development prospects and generous remuneration. We sincerely recruit talented people who are interested in working in Wuhan. Interes...; terrac Recruitment

FPGA Introduction: PS2 Interface (Send and Receive, Attached): Regarding the PS2 interface, the receiving module has been given above. As for the sending module, Xiaoyu spent a long time, about two weeks. During this period, Xiaoyu made a very serious problem. PS...; DSP16 FPGA/CPLD

18V to 15V (BUCK): I would like to ask an expert how to convert the buck circuit from 18V to 15V with a current of 300 mA. . . . Is it possible?...; 尘埃13 Analogue and Mixed Signal

Implementation of DPD based on MicroBlaze: Implementation of DPD based on MicroBlaze DPD simulation as shown in Figure C MATLAB DPD before...; phdwong FPGA/CPLD

Aren't timing signals and clock pulse signals different?: I was confused when reading the book on computer organization principles. Isn't the timing signal just a series of regular pulse signals? Is there any difference between T1, T2...Tn? It also says that...; dzwwk Embedded System

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components