EEWORLDEEWORLDEEWORLD

Part Number

Search

Z8016DC

Description
DMA Controller, 2 Channel(s), 4MHz, MOS, CDIP48, CERAMIC, DIP-48
CategoryThe embedded processor and controller    Microcontrollers and processors   
File Size2MB,48 Pages
ManufacturerAMD
Websitehttp://www.amd.com
Download Datasheet Parametric Compare View All

Z8016DC Overview

DMA Controller, 2 Channel(s), 4MHz, MOS, CDIP48, CERAMIC, DIP-48

Z8016DC Parametric

Parameter NameAttribute value
Is it Rohs certified?incompatible
MakerAMD
Parts packaging codeDIP
package instructionDIP, DIP48,.6
Contacts48
Reach Compliance Codeunknown
Address bus width16
Bus compatibilityZ8000
maximum clock frequency4 MHz
External data bus width16
JESD-30 codeR-CDIP-T48
JESD-609 codee0
Number of DMA channels2
Number of terminals48
Maximum operating temperature70 °C
Minimum operating temperature
Package body materialCERAMIC, METAL-SEALED COFIRED
encapsulated codeDIP
Encapsulate equivalent codeDIP48,.6
Package shapeRECTANGULAR
Package formIN-LINE
Peak Reflow Temperature (Celsius)NOT SPECIFIED
power supply5 V
Certification statusNot Qualified
Maximum slew rate350 mA
Maximum supply voltage5.25 V
Minimum supply voltage4.75 V
Nominal supply voltage5 V
surface mountNO
technologyMOS
Temperature levelCOMMERCIAL
Terminal surfaceTin/Lead (Sn/Pb)
Terminal formTHROUGH-HOLE
Terminal pitch2.54 mm
Terminal locationDUAL
Maximum time at peak reflow temperatureNOT SPECIFIED
uPs/uCs/peripheral integrated circuit typeDMA CONTROLLER
This Material Copyrighted By Its Respective Manufacturer

Z8016DC Related Products

Z8016DC Z8016ADC Z8016PC Z8016APC
Description DMA Controller, 2 Channel(s), 4MHz, MOS, CDIP48, CERAMIC, DIP-48 DMA Controller, 2 Channel(s), 6MHz, MOS, CDIP48, CERAMIC, DIP-48 DMA Controller, 2 Channel(s), 4MHz, MOS, PDIP48, PLASTIC, DIP-48 DMA Controller, 2 Channel(s), 6MHz, MOS, PDIP48, PLASTIC, DIP-48
Is it Rohs certified? incompatible incompatible incompatible incompatible
Maker AMD AMD AMD AMD
Parts packaging code DIP DIP DIP DIP
package instruction DIP, DIP48,.6 DIP, DIP48,.6 DIP, DIP48,.6 DIP, DIP48,.6
Contacts 48 48 48 48
Reach Compliance Code unknown unknown unknown unknown
Address bus width 16 16 16 16
Bus compatibility Z8000 Z8000 Z8000 Z8000
maximum clock frequency 4 MHz 6 MHz 4 MHz 6 MHz
External data bus width 16 16 16 16
JESD-30 code R-CDIP-T48 R-CDIP-T48 R-PDIP-T48 R-PDIP-T48
JESD-609 code e0 e0 e0 e0
Number of DMA channels 2 2 2 2
Number of terminals 48 48 48 48
Maximum operating temperature 70 °C 70 °C 70 °C 70 °C
Package body material CERAMIC, METAL-SEALED COFIRED CERAMIC, METAL-SEALED COFIRED PLASTIC/EPOXY PLASTIC/EPOXY
encapsulated code DIP DIP DIP DIP
Encapsulate equivalent code DIP48,.6 DIP48,.6 DIP48,.6 DIP48,.6
Package shape RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR
Package form IN-LINE IN-LINE IN-LINE IN-LINE
Peak Reflow Temperature (Celsius) NOT SPECIFIED NOT SPECIFIED NOT SPECIFIED NOT SPECIFIED
power supply 5 V 5 V 5 V 5 V
Certification status Not Qualified Not Qualified Not Qualified Not Qualified
Maximum slew rate 350 mA 350 mA 350 mA 350 mA
Maximum supply voltage 5.25 V 5.25 V 5.25 V 5.25 V
Minimum supply voltage 4.75 V 4.75 V 4.75 V 4.75 V
Nominal supply voltage 5 V 5 V 5 V 5 V
surface mount NO NO NO NO
technology MOS MOS MOS MOS
Temperature level COMMERCIAL COMMERCIAL COMMERCIAL COMMERCIAL
Terminal surface Tin/Lead (Sn/Pb) Tin/Lead (Sn/Pb) Tin/Lead (Sn/Pb) Tin/Lead (Sn/Pb)
Terminal form THROUGH-HOLE THROUGH-HOLE THROUGH-HOLE THROUGH-HOLE
Terminal pitch 2.54 mm 2.54 mm 2.54 mm 2.54 mm
Terminal location DUAL DUAL DUAL DUAL
Maximum time at peak reflow temperature NOT SPECIFIED NOT SPECIFIED NOT SPECIFIED NOT SPECIFIED
uPs/uCs/peripheral integrated circuit type DMA CONTROLLER DMA CONTROLLER DMA CONTROLLER DMA CONTROLLER
Low power consumption test
[code]#include "msp430f149.h" /* This program is adapted from the photoelectric tube program of the learning machine, and uses low power mode 0 (CPUOFF+MCLKOFF+SMCLK ON+ALCK ON) */ void main() {WDTCTL...
ABT Microcontroller MCU
IC: What chip can be used to replace 5G14D
Hello everyone, I would like to ask you a simple question. What chip can be used to replace the IC:5G14D used in the series voltage-stabilized power supply?...
buyi Power technology
Ask WinCe6 ActiveSync mechanism
I would like to ask the forum experts how the WinCE side ActiveSync works. For example, how does CE trigger ActiveSync after USB is plugged in? The current situation is: ActiveSync is established imme...
acpower_cct Embedded System
How to use J_Link for simulation debugging
How to use J_Link for simulation debugging, a novice needs help...
qiuzhi339 stm32/stm8
How to compile uc/os in bc integrated environment
Originally, according to what Professor Shao and the book said, compiling and debugging UC/OS on a PC should be very simple. Just unzip UC/OS to the root directory, keep the original directory structu...
HOHO Real-time operating system RTOS
When using the XST synthesis tool to check syntax projects, the following error is prompted
ERROR:HDLParsers:3375 - "D:/FPGA_code/p240_fir2/p240_fir2.vhd" Line 66. Choices for an array aggregate (Attribute name) must be locally static unless there is only one choice. (LRM 7.3.2.2)代码如下:librar...
innerpeace FPGA/CPLD

Technical ResourceMore

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 77  2322  1033  565  1367  2  47  21  12  28 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号