EEWORLDEEWORLDEEWORLD

Part Number

Search

EP4CE75F29I7N

Description
FPGA, 4713 CLBS, 472.5 MHz, PBGA780
CategoryProgrammable logic devices    Programmable logic   
File Size654KB,42 Pages
ManufacturerAltera (Intel)
Environmental Compliance
Download Datasheet Parametric Compare View All

EP4CE75F29I7N Online Shopping

Suppliers Part Number Price MOQ In stock  
EP4CE75F29I7N - - View Buy Now

EP4CE75F29I7N Overview

FPGA, 4713 CLBS, 472.5 MHz, PBGA780

EP4CE75F29I7N Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerAltera (Intel)
Parts packaging codeBGA
package instruction29 X 29 MM, 1 MM PITCH, LEAD FREE, FBGA-780
Contacts780
Reach Compliance Codeunknown
maximum clock frequency472.5 MHz
JESD-30 codeS-PBGA-B780
JESD-609 codee1
length29 mm
Humidity sensitivity level3
Configurable number of logic blocks4713
Number of entries429
Number of logical units75408
Output times429
Number of terminals780
organize4713 CLBS
Package body materialPLASTIC/EPOXY
encapsulated codeBGA
Encapsulate equivalent codeBGA780,28X28,40
Package shapeSQUARE
Package formGRID ARRAY
Peak Reflow Temperature (Celsius)245
power supply1.2,1.2/3.3,2.5 V
Programmable logic typeFIELD PROGRAMMABLE GATE ARRAY
Certification statusNot Qualified
Maximum seat height2.4 mm
Maximum supply voltage1.25 V
Minimum supply voltage1.15 V
Nominal supply voltage1.2 V
surface mountYES
Terminal surfaceTin/Silver/Copper (Sn/Ag/Cu)
Terminal formBALL
Terminal pitch1 mm
Terminal locationBOTTOM
Maximum time at peak reflow temperature40
width29 mm
Base Number Matches1
1. Cyclone IV Device Datasheet
December 2013
CYIV-53001-1.8
CYIV-53001-1.8
This chapter describes the electrical and switching characteristics for Cyclone
IV
devices. Electrical characteristics include operating conditions and power
consumption. Switching characteristics include transceiver specifications, core, and
periphery performance. This chapter also describes I/O timing, including
programmable I/O element (IOE) delay and programmable output buffer delay.
This chapter includes the following sections:
“Operating Conditions” on page 1–1
“Power Consumption” on page 1–16
“Switching Characteristics” on page 1–16
“I/O Timing” on page 1–37
“Glossary” on page 1–37
Operating Conditions
When Cyclone IV devices are implemented in a system, they are rated according to a
set of defined parameters. To maintain the highest possible performance and
reliability of Cyclone IV devices, you must consider the operating requirements
described in this chapter.
Cyclone IV devices are offered in commercial, industrial, extended industrial and,
automotive grades. Cyclone IV E devices offer –6 (fastest), –7, –8, –8L, and –9L speed
grades for commercial devices, –8L speed grades for industrial devices, and –7 speed
grade for extended industrial and automotive devices. Cyclone IV GX devices offer
–6 (fastest), –7, and –8 speed grades for commercial devices and –7 speed grade for
industrial devices.
f
For more information about the supported speed grades for respective Cyclone IV
devices, refer to the
Cyclone IV FPGA Device Family Overview
chapter.
1
Cyclone IV E devices are offered in core voltages of 1.0 and 1.2 V. Cyclone IV E
devices with a core voltage of 1.0 V have an ‘L’ prefix attached to the speed grade.
In this chapter, a prefix associated with the operating temperature range is attached to
the speed grades; commercial with a “C” prefix, industrial with an “I” prefix, and
automotive with an “A” prefix. Therefore, commercial devices are indicated as C6, C7,
C8, C8L, or C9L per respective speed grade. Industrial devices are indicated as I7, I8,
or I8L. Automotive devices are indicated as A7.
© 2013 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS and STRATIX words and logos
are trademarks of Altera Corporation and registered in the U.S. Patent and Trademark Office and in other countries. All other words and logos identified as
trademarks or service marks are the property of their respective holders as described at
www.altera.com/common/legal.html.
Altera warrants performance of its
semiconductor products to current specifications in accordance with Altera's standard warranty, but reserves the right to make changes to any products and
services at any time without notice. Altera assumes no responsibility or liability arising out of the application or use of any information, product, or service
described herein except as expressly agreed to in writing by Altera. Altera customers are advised to obtain the latest version of device specifications before relying
on any published information and before placing orders for products or services.
ISO
9001:2008
Registered
Cyclone IV Device Handbook,
Volume 3
December 2013
Feedback Subscribe

EP4CE75F29I7N Related Products

EP4CE75F29I7N EP4CGX110 EP4CGX150
Description FPGA, 4713 CLBS, 472.5 MHz, PBGA780 FPGA, 4713 CLBS, 472.5 MHz, PBGA780 FPGA, 4713 CLBS, 472.5 MHz, PBGA780
Number of terminals 780 780 780
organize 4713 CLBS 4713 CLBS 4713 CLBS
Programmable logic type FIELD PROGRAMMABLE GATE ARRAY FIELD PROGRAMMABLE GATE ARRAY FIELD PROGRAMMABLE GATE ARRAY
surface mount YES Yes Yes
Terminal form BALL BALL BALL
Terminal location BOTTOM BOTTOM BOTTOM
Number of functions - 1 1
Maximum supply/operating voltage - 1.25 V 1.25 V
Minimum supply/operating voltage - 1.15 V 1.15 V
Rated supply voltage - 1.2 V 1.2 V
Processing package description - 29 X 29 MM, 1 MM PITCH, LEAD FREE, FBGA-780 29 X 29 MM, 1 MM PITCH, LEAD FREE, FBGA-780
Lead-free - Yes Yes
EU RoHS regulations - Yes Yes
state - ACTIVE ACTIVE
packaging shape - SQUARE SQUARE
Package Size - GRID ARRAY GRID ARRAY
Terminal spacing - 1 mm 1 mm
terminal coating - TIN SILVER COPPER TIN SILVER COPPER
Packaging Materials - PLASTIC/EPOXY PLASTIC/EPOXY
Maximum FCLK clock frequency - 472 MHz 472 MHz
Number of configurable logic modules - 4713 4713
What is the lifting principle of the computer chair? What should I do if it cannot be raised after being lowered?
What is the lifting principle of a computer chair? What should I do if it cannot be raised after it is lowered? Can anyone dissect its internal structure? [font=宋体][size=10.5pt][color=#000000]...
dontium Talking
Unable to perform JTAG emulation
I have already pinned it out, the voltage is 3.25V, the target chip is TMS320F28069, there is no EMU0, EMU1 pin, an error occurs.[[i] This post was last edited by cl17726 on 2013-6-29 13:45[/i]]...
cl17726 Microcontroller MCU
[FPGA entry to actual combat] Common Verilog skills (Part 1, Part 2) Source code & Q&A
[FPGA entry to actual combat] Verilog basic syntax, module writing, common Verilog skills (Part 1 and 2) Source code:If students do not understand the knowledge points in the video, they can ask quest...
laokai FPGA/CPLD
Regarding PWM gradient, please give me more advice
First of all, I would like to thank the moderator and all the experts for their guidance on the previous issue.Now, there is another problem: I want to make the red light dim and the blue light bright...
esobao MCU
Can Segger's Jlink be used to debug the LM3S9000 series?
Just as the title says....
438629087 Microcontroller MCU
What is the working principle of LDO?
What is the working principle of LDO? How does it ensure the output voltage is stable when the load current is constantly changing? For example, 5V to 3.3V...
debugme Analog electronics

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 193  2710  1680  1130  988  4  55  34  23  20 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号