EEWORLDEEWORLDEEWORLD

Part Number

Search

CMUI-67201AV-20

Description
FIFO, 512X9, 20ns, Asynchronous, CMOS, PDSO28, 0.300 INCH, PLASTIC, SOJ-28
Categorystorage    storage   
File Size181KB,17 Pages
ManufacturerTEMIC
Websitehttp://www.temic.de/
Download Datasheet Parametric View All

CMUI-67201AV-20 Overview

FIFO, 512X9, 20ns, Asynchronous, CMOS, PDSO28, 0.300 INCH, PLASTIC, SOJ-28

CMUI-67201AV-20 Parametric

Parameter NameAttribute value
Is it Rohs certified?incompatible
MakerTEMIC
package instruction0.300 INCH, PLASTIC, SOJ-28
Reach Compliance Codeunknown
Maximum access time20 ns
Maximum clock frequency (fCLK)33.33 MHz
period time30 ns
JESD-30 codeR-PDSO-J28
JESD-609 codee0
memory density4608 bit
Memory IC TypeOTHER FIFO
memory width9
Number of functions1
Number of terminals28
word count512 words
character code512
Operating modeASYNCHRONOUS
Maximum operating temperature70 °C
Minimum operating temperature
organize512X9
Output characteristics3-STATE
ExportableNO
Package body materialPLASTIC/EPOXY
encapsulated codeSOJ
Encapsulate equivalent codeSOJ28,.34
Package shapeRECTANGULAR
Package formSMALL OUTLINE
Parallel/SerialPARALLEL
power supply5 V
Certification statusNot Qualified
Maximum slew rate0.14 mA
Maximum supply voltage (Vsup)5.5 V
Minimum supply voltage (Vsup)4.5 V
Nominal supply voltage (Vsup)5 V
surface mountYES
technologyCMOS
Temperature levelCOMMERCIAL
Terminal surfaceTin/Lead (Sn/Pb)
Terminal formJ BEND
Terminal pitch1.27 mm
Terminal locationDUAL
M67201A/M67202A
512

9 & 1 K

9 CMOS Parallel FIFO
Introduction
The M67201A/202A implement a first-in first-out
algorithm, featuring asynchronous read/write operations.
The FULL and EMPTY flags prevent data overflow and
underflow. The Expansion logic allows unlimited
expansion in word size and depth with no timing
penalties. Twin address pointers automatically generate
internal read and write addresses, and no external address
information are required for the TEMIC FIFOs. Address
pointers are automatically incremented with the write pin
and read pin. The 9 bits wide data are used in data
communications applications where a parity bit for error
checking is necessary. The Retransmit pin reset the Read
pointer to zero without affecting the write pointer. This is
very useful for retransmitting data when an error is
detected in the system.
Using an array of eigh transistors (8 T) memory cell and
fabricated with the state of the art 1.0
µm
lithography
named SCMOS, the M 67201A/202A combine an
extremely low standby supply current (typ = 1.0
µA)
with
a fast access time at 25 ns over the full temperature range.
All versions offer battery backup data retention capability
with a typical power consumption at less than 5
µW.
For military/space applications that demand superior
levels
of
performance
and
reliability
the
M 67201A/202A is processed according to the methods
of the latest revision of the MIL STD 883 (class B or S)
and/or ESA SCC 9000.
Features
D
D
D
D
First-in first-out dual port memory
512
×
9 organisation (M 67201A)
1024
×
9 organisation (M 67202A)
Fast access time
20*, 25, 35, 45, 55 ns, commercial, industrial and
automotive
20*, 25, 30, 40, 50 ns, military
D
Wide temperature range :
– 55°C to + 125°C
D
67201AL/202AL low power 67201AV/202AV very low
power
D
Fully expandable by word width or depth
* Preview. Please Consult Sales.
D
D
D
D
D
D
D
D
Asynchronous read/write operations
Empty, full and half flags in single device mode
Retransmit capability
Bi-directional applications
Battery back-up operation : 2 V data retention
TTL compatible
Single 5 V
±
10 % Power Supply (1)
High performance SCMOS technology
(1) 3.3 V versions are also available. Please consult sales.
MATRA MHS
Rev. D (11 April. 97)
1
Please stay tuned, the analysis of the car seesaw will be online soon!
[i=s]This post was last edited by paulhyde on 2014-9-15 09:18[/i] Hello everyone! Please wait a little longer, the analysis of the 2007 Electronic Design Competition F (Car Seesaw) will be online soon...
护花使者 Electronics Design Contest
How to design a digital clock using FPGA
How to design a digital clock using FPGA...
357081267 FPGA/CPLD
【New Year, New Plan】 2018 Moving Forward in Confusion
I often come to the forum to read posts, but I don't post much myself. I looked through what I wrote before, and it seemed that I had finished it not long ago, and I still remember it clearly. Then I ...
GDW439 Talking
I'm a novice and want to make a signal generator. Please help me where to start.
How to use FPGA to design circuit diagrams and codes?...
84797440@qq.com FPGA/CPLD
Attendance Machine Instructions
See attachment...
xyh_521 Embedded System
Discussion on the system being unable to enter the Matrix app interface after BeagleBone Black adds kernel support for iwlist
[i=s]This post was last edited by anananjjj on 2018-5-3 22:50[/i] The hardware platform is an expansion board designed based on [font="][b]BeagleBone Black:[/b][/font] [url=https://bbs.eeworld.com.cn/...
anananjjj Linux and Android

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2338  1209  1927  27  2647  48  25  39  1  54 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号