UPD4482181GF-C75 datasheet, PDF

Datasheet> All Categories > UPD4482181GF-C75

Preview

UPD4482181GF-C75: Description8M-BIT CMOS SYNCHRONOUS FAST SRAM FLOW THROUGH OPERATION; File Size342KB，28 Pages; ManufacturerNEC ( Renesas ); Websitehttps://www2.renesas.cn/zh-cn/

Download Datasheet View All

UPD4482181GF-C75 Overview

8M-BIT CMOS SYNCHRONOUS FAST SRAM FLOW THROUGH OPERATION

Preview

Download Datasheet

View All

DATA SHEET

MOS INTEGRATED CIRCUIT

PD4482161, 4482181, 4482321, 4482361

8M-BIT CMOS SYNCHRONOUS FAST SRAM

FLOW THROUGH OPERATION

Description

The

PD4482161 is a 524,288-word by 16-bit, the

PD4482181 is a 524,288-word by 18-bit, the

PD4482321 is a

262,144-word by 32-bit and the

PD4482361 is a 262,144-word by 36-bit synchronous static RAM fabricated with

advanced CMOS technology using Full-CMOS six-transistor memory cell.

The

PD4482161,

PD4482181,

PD4482321 and

PD4482361 integrate unique synchronous peripheral circuitry, 2-bit

burst counter and output buffer as well as SRAM core. All input registers are controlled by a positive edge of the single

clock input (CLK).

The

PD4482161,

PD4482181,

PD4482321 and

PD4482361 are suitable for applications which require synchronous

operation, high speed, low voltage, high density and wide bit configuration, such as cache and buffer memory.

ZZ has to be set LOW at the normal operation. When ZZ is set HIGH, the SRAM enters Power Down State (“Sleep”). In

the “Sleep” state, the SRAM internal state is preserved. When ZZ is set LOW again, the SRAM resumes normal operation.

The

PD4482161,

PD4482181,

PD4482321 and

PD4482361 are packaged in 100-pin PLASTIC LQFP with a 1.4

mm package thickness for high density and low capacitive loading.

Features

•

3.3 V or 2.5 V core supply

•

Synchronous operation

•

Operating temperature : T

= 0 to 70

°C

(-A65, -A75, -A85, -C75, -C85)

−40

+85 °C

(-A65Y, -A75Y, -A85Y, -C75Y, -C85Y)

•

Internally self-timed write control

•

Burst read / write : Interleaved burst and linear burst sequence

•

Fully registered inputs for flow through operation

•

All registers triggered off positive clock edge

•

3.3 V or 2.5 V LVTTL Compatible : All inputs and outputs

•

Fast clock access time : 6.5 ns (133 MHz), 7.5 ns (117 MHz), 8.5 ns (100 MHz)

•

Asynchronous output enable : /G

•

Burst sequence selectable : MODE

•

Sleep mode : ZZ (ZZ = Open or Low : Normal operation)

•

Separate byte write enable : /BW1 to /BW4, /BWE (

PD4482321,

PD4482361)

/BW1, /BW2, /BWE (

PD4482161,

PD4482181)

Global write enable : /GW

•

Three chip enables for easy depth expansion

•

Common I/O using three state outputs

The information in this document is subject to change without notice. Before using this document, please

confirm that this is the latest version.

Not all products and/or types are available in every country. Please check with an NEC Electronics

sales representative for availability and additional information.

Document No. M14521EJ3V0DS00 (3rd edition)

Date Published December 2002 NS CP(K)

Printed in Japan

The mark

shows major revised points.

2000

Recommended Resources

Paper thickness detection circuit

Mechanical electric shock switch value conversion circuit b

One of the darkroom timed exposure circuits

Electric vehicle motor drive control circuit (1)

Refrigerator temporary power outage protector circuit

Video amplifier circuit: Video amplifier board-6

Why do you have to use PPMM to make your own avatar?: I was also stimulated by someone's avatar incident a few days ago. Later I found that many people in the forum like to use PPMM's photo as their avatar. What is the reason for this? Is it just simple ...; 向农 Talking

Help, what is the name of this circuit that outputs voltage only after a voltage is fully established?: What is the name of this circuit that outputs voltage only after a voltage is fully established?...; lys117 Analog electronics

How to choose the ADC12 reference voltage and what is the basis?: I would like to ask the moderators and experts:How to select the reference voltage in AD, when to use 2.5V and 1.5V for the internal reference voltage, and on what basis should the reference voltage s...; 396502099 Microcontroller MCU

Matrix keyboard: [img]C:\Users\zhoukai\53670[/img]#include #includeint main() { char temp,key; DDRA = 0x0f; while(1) { PORTA = 0x08;//Set row 4 to output high level and others to output low level temp = PINA;//Read PA...; stamn Microchip MCU

Cyclone III FPGA development board detailed circuit diagram: Detailed circuit diagram of Cyclone III FPGA development board....; xuejuwei FPGA/CPLD

Delay code for LPC111x.: The two functions are microsecond and millisecond delays, respectively, with an accuracy of less than 5%. LPC1343 should not be suitable, after all, M3 is not like M0, with pipeline. void sleepUs(uint...; elulis NXP MCU

Shortcut: 00 01 02 03 04 05 06 07 08 09 0A 0C 0F 0J 0L 0M 0R 0S 0T 0Z 10 11 12 13 14 15 16 17 18 19 1A 1B 1C 1D 1E 1F 1H 1K 1M 1N 1P 1S 1T 1V 1X 1Z 20 21 22 23 24 25 26 27 28 29 2A 2B 2C 2D 2E 2F 2G 2K 2M 2N 2P 2Q 2R 2S 2T 2W 2Z 30 31 32 33 34 35 36 37 38 39 3A 3B 3C 3D 3E 3F 3G 3H 3J 3K 3L 3M 3N 3P 3R 3S 3T 3V 40 41 42 43 44 45 46 47 48 49 4A 4B 4C 4D 4M 4N 4P 4S 4T 50 51 52 53 54 55 56 57 58 59 5A 5B 5C 5E 5G 5H 5K 5M 5N 5P 5S 5T 5V 60 61 62 63 64 65 66 67 68 69 6A 6C 6E 6F 6M 6N 6P 6R 6S 6T 70 71 72 73 74 75 76 77 78 79 7A 7B 7C 7M 7N 7P 7Q 7V 7W 7X 80 81 82 83 84 85 86 87 88 89 8A 8D 8E 8L 8N 8P 8S 8T 8W 8Y 8Z 90 91 92 93 94 95 96 97 98 99 9A 9B 9C 9D 9F 9G 9H 9L 9S 9T 9W

Popular Components