EEWORLDEEWORLDEEWORLD

Part Number

Search

LP49-44-15.0M-30G1GH

Description
Parallel - Fundamental Quartz Crystal, 15MHz Nom, ROHS COMPLIANT PACKAGE-2
CategoryPassive components    Crystal/resonator   
File Size92KB,6 Pages
ManufacturerPletronics
Environmental Compliance  
Download Datasheet Parametric View All

LP49-44-15.0M-30G1GH Overview

Parallel - Fundamental Quartz Crystal, 15MHz Nom, ROHS COMPLIANT PACKAGE-2

LP49-44-15.0M-30G1GH Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerPletronics
Objectid2112188037
package instructionROHS COMPLIANT PACKAGE-2
Reach Compliance Codecompliant
compound_id74762008
Other featuresAT-CUT CRYSTAL; BULK
Ageing5 PPM/YEAR
Crystal/Resonator TypePARALLEL - FUNDAMENTAL
Drive level1000 µW
frequency stability0.003%
frequency tolerance30 ppm
JESD-609 codee3
load capacitance44 pF
Manufacturer's serial numberLP49
Installation featuresTHROUGH HOLE MOUNT
Nominal operating frequency15 MHz
Maximum operating temperature75 °C
Minimum operating temperature-20 °C
physical sizeL10.8XB4.47XH3.56 (mm)/L0.425XB0.176XH0.14 (inch)
Series resistance50 Ω
surface mountNO
Terminal surfaceMatte Tin (Sn)
LP21 / LP24 / LP49 Series
Low Profile Crystal
February 2010
• The Pletronics’ LP49 Series is a low profile
thru-hole crystal
• Bulk packaging
• 3 MHz to 70 MHz
• HC-49/US
• AT Cut Crystal
LP21 0.082 (2.10mm) high
LP24 0.100 (2.50mm) high
LP49 0.140 (3.56mm) high
Pletronics Inc. certifies this device is in accordance with the
RoHS (2002/95/EC) and WEEE (2002/96/EC) directives.
Pletronics Inc. guarantees the device does not contain the following:
Cadmium, Hexavalent Chromium, Lead (<1000 ppm), Mercury, PBB’s, PBDE’s
Weight of the Device: 0.62 grams
Moisture Sensitivity Level: 1 As defined in J-STD-020C
Second Level Interconnect code: e1, e2 or e3
Electrical Specification:
Item
Frequency Range
Calibration Frequency Tolerance
Frequency Stability over OTR
Equivalent Series Resistance
(ESR)
Min
3
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
Drive Level
Shunt Capacitance
Aging per year
Specified Temperature Range
Storage Temperature Range
(C0)
-
-
-5
-40
-55
Max
70
-
-
200
150
120
100
80
70
60
50
40
35
100
80
60
1
7
+5
+85
+125
Unit
MHz
ppm
ppm
Ohms
Ohms
Ohms
Ohms
Ohms
Ohms
Ohms
Ohms
Ohms
Ohms
Ohms
Ohms
Ohms
mW
pF
ppm
o
o
Condition
AT cut
at +25
o
C + 3
o
C
_
see table on page 3 for
available options
LP49
LP49/LP24
LP49/LP24
LP49/LP24
LP49/LP24
LP49/LP24/LP21
LP49/LP24/LP21
LP49/LP24/LP21
LP49/LP24/LP21
LP49/LP24/LP21
LP49/LP24/LP21
LP49/LP24/LP21
LP49/LP24/LP21
3
rd
Overtone
Fundamental
3 MHz to 4 MHz
4 MHz to 5 MHz
5 MHz to 6 MHz
6 MHz to 7 MHz
7 MHz to 9 MHz
9 MHz to 10 MHz
10 MHz to 13 MHz
13 MHz to 15 MHz
15 MHz to 27 MHz
27 MHz to 30 MHz
27 MHz to 32 MHz
32 MHz to 50 MHz
50 MHz to 70 MHz
use 10 µW for testing
Pad to Pad capacitance
at +25
o
C + 3
o
C
_
see table on page 3 for available options
C
C
Product information is current as of publication date. The product conforms
to specifications per the terms of the Pletronics limited warranty. Production
processsing does not necessarily include testing of all parameters.
Copyright © 2010, Pletronics Inc.
How do you understand the amplification factor of the in-phase proportional circuit?
How do you understand the calculation of the gain of such a standard in-phase proportional amplifier circuit? I understand it from the perspective of voltage division. First, because the operational a...
lixiaohai8211 Analog electronics
C2000 TMS320F28379D SCID SCIB configuration and use
TI's official routines only give the configuration of SCIA and not the configuration methods of other SCIs. In fact, the configurations of these are the same. The following takes the configuration of ...
Aguilera Microcontroller MCU
Dear experts, what is the function of R3 and NET point on the fourth stage op amp in the ultrasonic receiving circuit?
[i=s] This post was last edited by Save the Little P Child on 2021-2-25 16:45[/i]Ultrasonic receiving circuit...
拯救小p孩 Analog electronics
Authoritative sources refute new arguments for analog circuit design
At the International Solid-State Circuits Conference (ISSCC), a group of analog experts, mostly university professors and researchers, specifically refuted the argument that the "golden age" of analog...
fighting Analog electronics
Several questions about FOR loop statement
FOR loop statements can be used in VERILOG . VHDL simulation statements, but cannot be synthesized by synthesizers. As far as I know, VHDL syntax FOR I IN 0 TO 30 LOOP loop statements are supported by...
eeleader FPGA/CPLD
Analysis of fatal problems in the life of high-brightness LEDs
1. Heat management is the main problem in high-brightness LED applications   Since the p-type doping of III-nitrides is limited by the solubility of Mg acceptors and the high activation energy of hole...
探路者 LED Zone

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2915  2917  796  1505  4  59  17  31  1  13 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号