EEWORLDEEWORLDEEWORLD

Part Number

Search

UG016D7486KA-DH

Description
DRAM
Categorystorage    storage   
File Size158KB,2 Pages
ManufacturerUnigen Corporation
Download Datasheet Parametric Compare View All

UG016D7486KA-DH Overview

DRAM

UG016D7486KA-DH Parametric

Parameter NameAttribute value
MakerUnigen Corporation
package instruction,
Reach Compliance Codeunknown
UG016D7486KA
Data sheets can be downloaded at www.unigen.com
SYNCHRONOUS
DRAM MODULE
FEATURES
128M Bytes (16M x 72 bits)
200 Pin DDR SDRAM Unbuffered SODIMM w/ECC
based on 5 pcs 16M x 16 DDR SDRAM 8K Refresh
PIN
1
2
3
4
5
6
7
8
9
ABSOLUTE MAXIMUM RATINGS
Voltage Relative to GND
Operating Temperature
Storage Temperature
Short circuit Output Current
Power Dissipation
-0.5 to + 3.6V
0 to + 70°C
-55°C to + 125°C
50mA
5W
PART IDENTIFICATION
PART NO.
UG016D7486KA
U
N
IG
EN
REF. CYCLE
8K
SDRAM
PACKAGE
PLATING
Gold
400mil
TSOP
SPEED INFORMATION
Module Marking
-EB
-DB
-EZ
-DZ
-EH
-DH
-DJ
-GJ
CAS Latency
CL2
CL2.5
CL2
CL2.5
CL2
CL2.5
CL2.5
CL3.0
10ns
10ns
7.5ns
7.5ns
6.0ns
6.0ns
5.0ns
5.0ns
SPEED
100MHz
100MHz
133MHz
133MHz
166MHz
166MHz
200MHz
200MHz
REVISION HISTORY
Feb 20 , 2003
Rev - A
Product brief released.
Re-Tek- 1006
support@unigen.com
http://www.unigen.com,
1
C
O
N
FI
D
EN
TI
AL
SYMBOL
V
REF
V
REF
V
SS
V
SS
DQ0
DQ4
DQ1
DQ5
V
DD
128MB (16Meg X 72)
Quad internal banks operation
Auto & self refresh capability (64ms/8K)
SSTL_2 compatible inputs and outputs
2.5V ± 0.2V for VDDQ & VDD
Programmable Mode register set
/CAS latency (2, 2.5, 3)
Burst length (2, 4, 8)
Data scramble; Sequential & Interleave
Double
Data Rate
architecture
Differential clock inputs (CK, /CK)
Data inputs and DM are synchronized with both
edges of DQS
Data outputs and DQS are synchronized with a
cross point of CK and /CK
Serial presence detect with EEPROM
PCB :
Height (1250mil), double sided component
PIN ASSIGNMENT (Front View)
200-Pin SODIMM
PIN
51
52
53
54
55
56
SYMBOL
V
SS
V
SS
DQ19
DQ23
DQ24
DQ28
V
DD
V
DD
DQ25
PIN
SYMBOL
A9
A8
V
SS
V
SS
A7
A6
A5
A4
A3
PIN
SYMBOL
DQ42
DQ46
DQ43
DQ47
V
DD
V
DD
V
DD
/CK1
V
SS
CK1
V
SS
V
SS
101
102
103
104
105
106
107
108
109
151
152
153
154
155
156
157
158
159
57
58
59
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
V
DD
DQS0
DM0
DQ2
DQ6
V
SS
V
SS
DQ3
DQ7
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
DQ29
DQS3
DM3
110
111
112
A2
A1
A0
160
161
162
V
SS
V
SS
DQ26
113
114
115
V
DD
V
DD
A10/AP
BA1
BA0
/RAS
163
164
165
DQ48
DQ52
DQ49
DQ30
DQ27
DQ31
VDD
VDD
CB0
CB4
CB1
CB5
116
117
118
166
167
168
DQ53
V
DD
V
DD
DQ8
DQ12
VDD
VDD
DQ9
DQ13
DQS1
DM1
V
SS
V
SS
DQ10
DQ14
DQ11
DQ15
VDD
VDD
CK0
VDD
/CK0
V
SS
V
SS
V
SS
DQ16
DQ20
DQ17
DQ21
VDD
VDD
DQS2
DM2
DQ18
DQ22
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
/WE
/CAS
/S0
NC
DU(A13)
DU
V
SS
V
SS
DQ32
DQ36
DQ33
DQ37
V
DD
V
DD
DQS4
DM4
DQ34
DQ38
V
SS
V
SS
DQ35
DQ39
DQ40
DQ44
VDD
VDD
DQ41
DQ45
DQS5
DM5
V
SS
V
SS
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
DQS6
DM6
DQ50
DQ54
V
SS
V
SS
DQ51
DQ55
DQ56
DQ60
V
DD
V
DD
DQ57
DQ61
DQS7
DM7
V
SS
V
SS
DQ58
DQ62
DQ59
DQ63
V
DD
V
DD
SDA
SA0
SCL
SA1
V
DD SPD
SA2
V
DD ID
DU
V
SS
V
SS
DQS8
DM8
CB2
CB6
VDD
VDD
CB3
CB7
DU
DU(RESET)
V
SS
V
SS
CK2
V
SS
/CK2
VDD
VDD
VDD
NC
CKE0
DU
DU(BA2)
A12
A11
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
45388 Warm Springs Blvd. Fremont, CA. 94539
TEL: (510) 668-2088
FAX: (510)661-2788
Customer Comment Line: 1-800-826-0808

UG016D7486KA-DH Related Products

UG016D7486KA-DH UG016D7486KA-EZ UG016D7486KA-DJ UG016D7486KA-DZ UG016D7486KA-DB
Description DRAM DRAM DRAM DRAM DRAM
Maker Unigen Corporation Unigen Corporation Unigen Corporation Unigen Corporation Unigen Corporation
Reach Compliance Code unknown unknown unknown unknown unknown
Do timers T0 and T1 work independently?
/*******************************************************************/ /* Use two timers to control the buzzer sound at the same time, timer 0 controls the frequency, timer 1 controls the duration of t...
xywust 51mcu
[Awards Ceremony] The awards ceremony for the August Classic Circuits event is here! ! !
Through the circuit collection activity that lasted for nearly a month, we really dug out a lot of treasures from many forum members. I hope that these treasures shared by the forum members can bring ...
EEWORLD社区 Analogue and Mixed Signal
High-speed PCB design: source synchronous clock system (Part 2)
[color=black]As mentioned above, dynamic offset has a greater impact on source synchronous timing systems that use deskewing technology. Here we focus on discussing these dynamic offsets. [/color] [co...
wstt PCB Design
catkin_make does not compile all packages
I have done a lot of operations before. At some point, I executed catkin_make under catkin_ws. I did not compile the workspace. It was done. BUILD_SHARED_LIBS is on. Many packages should be scanned la...
ienglgge Embedded System
[Zero-knowledge ESP8266 tutorial] Quick start 22 Re-exploration of OLED module
Quote:After making the world clock, we have to return to our original intention. We found that, like the previous electronic works, the extended use of OLED modules will use different related software...
roc2 stm32/stm8

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2832  1258  2522  2314  1029  58  26  51  47  21 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号