UG12T7200M8DR-6AR datasheet, PDF

EEWORLDEEWORLD

Datasheet

Datasheet> All Categories > storage> storage> UG12T7200M8DR-6AR

Preview

UG12T7200M8DR-6AR: DescriptionDRAM; Categorystorage storage; File Size204KB，2 Pages; ManufacturerUnigen Corporation

Download Datasheet Parametric Compare View All

UG12T7200M8DR-6AR Overview

DRAM

UG12T7200M8DR-6AR Parametric

Parameter Name	Attribute value
Maker	Unigen Corporation
package instruction	,
Reach Compliance Code	unknown

Preview

Download Datasheet

View All

UG12T7200M8DR

Data sheets can be downloaded at www.unigen.com

SYNCHRONOUS

DRAM MODULE

FEATURES

1G Bytes (128M x 72 bits)

240 Pin DDR2 SDRAM Register & PLL DIMM w/ECC

based on 9 pcs 128M x 8 DDR2 SDRAM 8K Refresh

ABSOLUTE MAXIMUM RATINGS

•

Voltage Relative to GND

Operating Temperature

Storage Temperature

Short circuit Output Current

Power Dissipation

-1.0 to + 2.3V

0 to + 65°C

-55°C to + 100°C

50mA

9W

PART IDENTIFICATION

PART NO.

UG12T7200M8DR

REF. CYCLE

8K

SDRAM

PACKAGE

CSP

SPEED INFORMATION

Module Marking

-4AR

-5AR

-6BR

-6AR

-8AR

CAS Latency

CL3 (PC3200)

CL4 (PC4200)

CL4 (PC5300)

CL5 (PC5300)

CL5 (PC6400)

SPEED

5.0ns

3.75ns

3.0ns

2.5ns

400Mps@

533Mps@

667Mps@

800Mps@

REVISION HISTORY

Nov 15, 2005

Rev - A

Product brief released.

Re-Tek- 1378

support@unigen.com

http://www.unigen.com,

U

N

IG

EN

• 240-pin, dual in-line memory module (DIMM)

•

Fast data transfer rates: PC2-3200, PC2-4200, PC2-5300 or PC2-6400

•

Utilizes 400 MT/s 533 MT/s 667 MT/s and 800 MT/s DDR2 SDRAM

components

•

VDD = +1.8V ± 0.1V, VDDQ = +1.8V ± 0.1V

•

VDDSDP = +1.7V to +3.6V

•

JEDEC standard 1.8V I/O (SSTL_18-compatible)

•

Differential data strobe (DQS, /DQS) option

•

Four-bit prefetch architecture

•

Differential clock inputs (CK, /CK)

•

Commands entered on each rising CK edge

•

DQS edge-aligned with data for READs

•

DQS center-aligned with data for WRITEs

•

DLL to align DQ and DQS transitions with CK

•

Four or eight internal device banks for concurrent operation

•

Data mask (DM) for masking write data

•

Programmable /CAS latency (CL): 3, 4 or 5

•

Posted /CAS additive latency (AL): 0, 1, 2, 3, and 4

•

WRITE latency = READ latency - 1

t

CK

•

Programmable burst lengths: 4 or 8

•

READ burst interrupt supported by another READ

•

WRITE burst interrupt supported by another WRITE

•

Adjustable data-output drive strength

•

Concurrent auto precharge option is supported

•

Auto Refresh (CBR) and Self Refresh Mode

•

7.8125µs maximum average periodic refresh interval

•

64ms, 8,192-cycle refresh

•

Off-chip driver (OCD) impedance calibration

•

On-die termination (ODT)

•

Serial Presence Detect (SPD) with EEPROM

•

Gold edge contacts

• PCB :

Height (1180mil), single sided component

PIN ASSIGNMENT (Front View)

240-Pin DIMM

1

2

3

4

5

6

7

8

9

10

11

12

13

14

15

16

17

18

19

20

21

22

23

24

25

26

27

28

29

30

31

32

33

34

35

36

37

38

39

40

41

42

43

44

45

46

47

48

49

50

51

52

53

54

55

56

57

58

59

60

SYMBOL

VREF

V

SS

DQ0

DQ1

V

SS

/DQS0

DQS0

V

SS

DQ2

DQ3

V

SS

DQ8

DQ9

V

SS

/DQS1

DQS1

V

SS

/RESET

NC

V

SS

DQ10

DQ11

V

SS

DQ16

DQ17

V

SS

/DQS2

DQS2

V

SS

DQ18

DQ19

V

SS

DQ24

DQ25

V

SS

/DQS3

DQS3

V

SS

DQ26

DQ27

V

SS

CB0

CB1

V

SS

/DQS8

DQS8

V

SS

CB2

CB3

V

SS

V

DDQ

CKE0

V

DD

NC/BA2

NC/Err_Out

V

DDQ

A11

A7

V

DD

A5

61

62

63

64

65

66

67

68

69

70

71

72

73

74

75

76

77

78

79

80

81

82

83

84

85

86

87

88

89

90

91

92

93

94

95

96

97

98

99

100

101

102

103

104

105

106

107

108

109

110

111

112

113

114

115

116

117

118

119

120

SYMBOL

A4

V

DDQ

A2

V

DD

V

SS

V

SS

V

DD

NC/Par_In

V

DD

A10/AP

BA0

V

DDQ

/WE

/CAS

V

DDQ

NC

V

DDQ

V

SS

DQ32

DQ33

V

SS

/DQS4

DQS4

V

SS

DQ34

DQ35

V

SS

DQ40

DQ41

V

SS

/DQS5

DQS5

V

SS

DQ42

DQ43

V

SS

DQ48

DQ49

V

SS

SA2

NC(TEST)

V

SS

/DQS6

DQS6

V

SS

DQ50

DQ51

V

SS

DQ56

DQ57

V

SS

/DQS7

DQS7

V

SS

DQ58

DQ59

V

SS

SDA

SCL

121

122

123

124

125

126

127

128

129

130

131

132

133

134

135

136

137

138

139

140

141

142

143

144

145

146

147

148

149

150

151

152

153

154

155

156

157

158

159

160

161

162

163

164

165

166

167

168

169

170

171

172

173

174

175

176

177

178

179

180

SYMBOL

V

SS

DQ4

DQ5

V

SS

DM0/DQS9

NC/ /DQS9

V

SS

DQ6

DQ7

V

SS

DQ12

DQ13

V

SS

DM1/DQS10

NC/ /DQS10

V

SS

NC

V

SS

DQ14

DQ15

V

SS

DQ20

DQ21

V

SS

DM2/DQS11

NC/ /DQS11

V

SS

DQ22

DQ23

V

SS

DQ28

DQ29

V

SS

DM3/DQS12

NC/ /DQS12

V

SS

DQ30

DQ31

V

SS

CB4

CB5

V

SS

DM8/DQS17

NC/ /DQS17

V

SS

CB6

CB7

V

SS

V

DDQ

NC

V

DD

NC/A15

NC/A14

V

DDQ

A12

A9

V

DD

A8

A6

181

182

183

184

185

186

187

188

189

190

191

192

193

194

195

196

197

198

199

200

201

202

203

204

205

206

207

208

209

210

211

212

213

214

215

216

217

218

219

220

221

222

223

224

225

226

227

228

229

230

231

232

233

234

235

236

237

238

239

240

SYMBOL

V

DDQ

A3

A1

V

DD

CK0

/CK0

V

DD

A0

V

DD

BA1

V

DDQ

/RAS

/S0

V

DDQ

ODT0

NC/A13

V

DD

V

SS

DQ36

DQ37

V

SS

DM4/DQS13

NC/ /DQS13

V

SS

DQ38

DQ39

V

SS

DQ44

DQ45

V

SS

DM5/DQS14

NC/ /DQS14

V

SS

DQ46

DQ47

V

SS

DQ52

DQ53

V

SS

NC

V

SS

DM6/DQS15

NC/ /DQS15

V

SS

DQ54

DQ55

V

SS

DQ60

DQ61

V

SS

DM7/DQS16

NC/ /DQS16

V

SS

DQ62

DQ63

V

SS

V

DDSPD

SA0

SA1

PLATING

Gold

1

C

O

N

FI

D

EN

TI

AL

45388 Warm Springs Blvd. Fremont, CA. 94539

TEL: (510) 668-2088

FAX: (510)661-2788

Customer Comment Line: 1-800-826-0808

UG12T7200M8DR-6AR Related Products

	UG12T7200M8DR-6AR	UG12T7200M8DR-8AR
Description	DRAM	DRAM
Maker	Unigen Corporation	Unigen Corporation
Reach Compliance Code	unknown	unknown

Recommended Resources

Do you know EMC/EMI simulation during PCB design process?

Field effect transistor OCL power amplifier circuit

Simple charger circuit that stops when fully charged

Video, audio and output current of ZH9100C satellite TV receiver

Electronic hypnotic device circuit diagram 2

±15V tracking regulated power supply part 6

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components