VG3617161DT-4 datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > storage> storage> VG3617161DT-4

VG3617161DT-4: DescriptionSynchronous DRAM, 1MX16, 3.5ns, CMOS, PDSO50, 0.400 INCH, PLASTIC, TSOP2-50; Categorystorage storage; File Size1MB，68 Pages; ManufacturerVanguard International Semiconductor Corporation; Websitehttp://www.vis.com.tw/

Download Datasheet Parametric Compare View All

VG3617161DT-4 Overview

Synchronous DRAM, 1MX16, 3.5ns, CMOS, PDSO50, 0.400 INCH, PLASTIC, TSOP2-50

VG3617161DT-4 Parametric

Parameter Name	Attribute value
Maker	Vanguard International Semiconductor Corporation
Parts packaging code	TSOP2
package instruction	TSOP2,
Contacts	50
Reach Compliance Code	unknown
ECCN code	EAR99
access mode	DUAL BANK PAGE BURST
Maximum access time	3.5 ns
Other features	AUTO/SELF REFRESH
JESD-30 code	R-PDSO-G50
length	20.95 mm
memory density	16777216 bit
Memory IC Type	SYNCHRONOUS DRAM
memory width	16
Number of functions	1
Number of ports	1
Number of terminals	50
word count	1048576 words
character code	1000000
Operating mode	SYNCHRONOUS
Maximum operating temperature	70 °C
Minimum operating temperature
organize	1MX16
Package body material	PLASTIC/EPOXY
encapsulated code	TSOP2
Package shape	RECTANGULAR
Package form	SMALL OUTLINE, THIN PROFILE
Certification status	Not Qualified
Maximum seat height	1.2 mm
self refresh	YES
Maximum supply voltage (Vsup)	3.6 V
Minimum supply voltage (Vsup)	3 V
Nominal supply voltage (Vsup)	3.3 V
surface mount	YES
technology	CMOS
Temperature level	COMMERCIAL
Terminal form	GULL WING
Terminal pitch	0.8 mm
Terminal location	DUAL
width	10.16 mm

Preview

Download Datasheet

View All

VIS

Description

VG3617161DT

1,048,576 x 16 - Bit

CMOS Synchronous Dynamic RAM

The VG3617161DT is CMOS Synchronous Dynamic RAM organized as 524,288-word X 16-bit X 2-bank.

It is fabricated with an advanced submicron CMOS technology and designed to operate from a single 3.3V

power supply. This SDRAM is delicately designed with performance concern for current high-speed applica-

tion. Programmable CAS Latency and Burst Length make it possible to be used in widely various domains. It

is packaged by using JEDEC standard pinouts and standard plastic 50-pin TSOP II.

Features

•

Single 3.3V +/- 0.3V power supply

•

Clock Frequency: 250MHz, 200MHz, 183MHz, 166MHz, 143MHz, 125MHz

•

Fully synchronous with all signals referenced to a positive clock edge

•

Programmable CAS Iatency (2,3)

•

Programmable burst length (1,2,4,8,& Full page)

•

Programmable wrap sequence (Sequential/Interleave)

•

Automatic precharge and controlled precharge

•

Auto refresh and self refresh modes

•

Dual internal banks controlled by A11(Bank select)

•

Simultaneous and independent two bank operation

•

I/O level : LVTTL interface

•

Random column access in every cycle

•

X16 organization

•

Byte control by LDQM and UDQM

•

4096 refresh cycles/64ms

•

Burst termination by burst stop and precharge command

Document:1G5-0167

Rev.5

Page 1

VG3617161DT-4 Related Products

	VG3617161DT-4	VG3617161DT-5.5	VG3617161DT-5
Description	Synchronous DRAM, 1MX16, 3.5ns, CMOS, PDSO50, 0.400 INCH, PLASTIC, TSOP2-50	Synchronous DRAM, 1MX16, 5ns, CMOS, PDSO50, 0.400 INCH, PLASTIC, TSOP2-50	Synchronous DRAM, 1MX16, 4.8ns, CMOS, PDSO50, 0.400 INCH, PLASTIC, TSOP2-50
Maker	Vanguard International Semiconductor Corporation	Vanguard International Semiconductor Corporation	Vanguard International Semiconductor Corporation
Parts packaging code	TSOP2	TSOP2	TSOP2
package instruction	TSOP2,	TSOP2, TSOP50,.46,32	TSOP2,
Contacts	50	50	50
Reach Compliance Code	unknown	unknown	unknown
ECCN code	EAR99	EAR99	EAR99
access mode	DUAL BANK PAGE BURST	DUAL BANK PAGE BURST	DUAL BANK PAGE BURST
Maximum access time	3.5 ns	5 ns	4.8 ns
Other features	AUTO/SELF REFRESH	AUTO/SELF REFRESH	AUTO/SELF REFRESH
JESD-30 code	R-PDSO-G50	R-PDSO-G50	R-PDSO-G50
length	20.95 mm	20.95 mm	20.95 mm
memory density	16777216 bit	16777216 bit	16777216 bit
Memory IC Type	SYNCHRONOUS DRAM	SYNCHRONOUS DRAM	SYNCHRONOUS DRAM
memory width	16	16	16
Number of functions	1	1	1
Number of ports	1	1	1
Number of terminals	50	50	50
word count	1048576 words	1048576 words	1048576 words
character code	1000000	1000000	1000000
Operating mode	SYNCHRONOUS	SYNCHRONOUS	SYNCHRONOUS
Maximum operating temperature	70 °C	70 °C	70 °C
organize	1MX16	1MX16	1MX16
Package body material	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY
encapsulated code	TSOP2	TSOP2	TSOP2
Package shape	RECTANGULAR	RECTANGULAR	RECTANGULAR
Package form	SMALL OUTLINE, THIN PROFILE	SMALL OUTLINE, THIN PROFILE	SMALL OUTLINE, THIN PROFILE
Certification status	Not Qualified	Not Qualified	Not Qualified
Maximum seat height	1.2 mm	1.2 mm	1.2 mm
self refresh	YES	YES	YES
Maximum supply voltage (Vsup)	3.6 V	3.6 V	3.6 V
Minimum supply voltage (Vsup)	3 V	3 V	3 V
Nominal supply voltage (Vsup)	3.3 V	3.3 V	3.3 V
surface mount	YES	YES	YES
technology	CMOS	CMOS	CMOS
Temperature level	COMMERCIAL	COMMERCIAL	COMMERCIAL
Terminal form	GULL WING	GULL WING	GULL WING
Terminal pitch	0.8 mm	0.8 mm	0.8 mm
Terminal location	DUAL	DUAL	DUAL
width	10.16 mm	10.16 mm	10.16 mm

Recommended Resources

20kHz active bandpass filter circuit

Energy-saving adaptive adjustable voltage stabilized power supply circuit diagram

Automatic charger circuit

One-to-two telephone adapter circuit diagram

Square computer automatic rice cooker 3

Long delay electronic timer circuit

The first to implement Linux hard decoding player on 6410 platform: Reprinted from: http://www.arm9home.net/read.php?tid-8062.htmlAfter several days of unremitting efforts, Friendly Arm has now realized the Linux version of the hard decoding player, which is based on ...; xyz.eeworld Linux and Android

MDK---really puzzled----the compilation passed, but the connection failed!: Use MDK to program STM32F429, build or rebuild, when compiling, it passes, but when linking, it prompts that there are undefined symbols, such as: Error: L6218E: Undefined symbol HAL_ADC_ConfigChannel...; dontium stm32/stm8

Comparison of several different MSP430 development platforms: Comparison of several different MSP430 development platforms (Part 1)Saturday, May 7, 2011 5:40 PMTinyOS (moteivmica)EditorThere is no specific editor, anything like Notepad will work, make sure the s...; tiankai001 Microcontroller MCU

Help with AFIO and port multiplexing: I'm learning STM32 recently, and I'm a little confused about port multiplexing. I hope you can give me some guidance: First, I need to clarify a concept. Does AFIO mean port multiplexing? In the seria...; cclccl941123 stm32/stm8

Study Notes Sharing] [MSP430 Study Notes] Data and function location methods in the IAR development environment: The method of locating variables and functions in the IAR integrated development environment.QQ:906411450 triton.zhang[[i]This post was last edited by Triton.zhang on 2011-9-2 08:47[/i]]...; Triton.zhang Microcontroller MCU

The experience of debugging L-band RF power amplifier is in "2019.1.1" for your reference: This is the details of debugging the RF amplifier that I personally tested in my project, system solution - structural design - module determination - layout - module verification - whole machine veri...; btty038 RF/Wirelessly

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components