HD74LS92RP datasheet, PDF - EEWORLD Datasheet

EEWORLDEEWORLD

Datasheet

Datasheet> All Categories > logic> logic> HD74LS92RP

Preview

HD74LS92RP: DescriptionLS SERIES, ASYN NEGATIVE EDGE TRIGGERED 3-BIT UP DIVIDE BY 12 COUNTER, PDSO14, FP-14DN; Categorylogic logic; File Size85KB，7 Pages; ManufacturerRenesas Electronics Corporation; Websitehttps://www.renesas.com/

Download Datasheet Parametric Compare View All

HD74LS92RP Overview

LS SERIES, ASYN NEGATIVE EDGE TRIGGERED 3-BIT UP DIVIDE BY 12 COUNTER, PDSO14, FP-14DN

HD74LS92RP Parametric

Parameter Name	Attribute value
Is it lead-free?	Contains lead
Is it Rohs certified?	incompatible
Maker	Renesas Electronics Corporation
Parts packaging code	SOIC
package instruction	SOP,
Contacts	14
Reach Compliance Code	compliant
Counting direction	UP
series	LS
JESD-30 code	R-PDSO-G14
JESD-609 code	e0
length	8.65 mm
Load/preset input	YES
Logic integrated circuit type	DIVIDE BY 12 COUNTER
Operating mode	ASYNCHRONOUS
Number of digits	3
Number of functions	2
Number of terminals	14
Maximum operating temperature	75 °C
Minimum operating temperature	-20 °C
Package body material	PLASTIC/EPOXY
encapsulated code	SOP
Package shape	RECTANGULAR
Package form	SMALL OUTLINE
Peak Reflow Temperature (Celsius)	NOT SPECIFIED
propagation delay (tpd)	50 ns
Certification status	Not Qualified
Maximum seat height	1.75 mm
Nominal supply voltage (Vsup)	5 V
surface mount	YES
technology	TTL
Temperature level	COMMERCIAL EXTENDED
Terminal surface	Tin/Lead (Sn/Pb)
Terminal form	GULL WING
Terminal pitch	1.27 mm
Terminal location	DUAL
Maximum time at peak reflow temperature	NOT SPECIFIED
Trigger type	NEGATIVE EDGE
width	3.9 mm
minfmax	32 MHz

HD74LS92RP Preview

Unit: mm

19.20

20.32 Max

14

8

6.30

7.40 Max

1

2.39 Max

1.30

7

7.62

0.51 Min

2.54 Min 5.06 Max

2.54

±

0.25

0.48

±

0.10

0.25

– 0.05

0° – 15°

+ 0.10

Hitachi Code

JEDEC

EIAJ

Weight (reference value)

DP-14

Conforms

0.97 g

Unit: mm

10.06

10.5 Max

14

8

5.5

1

7

*0.22

±

0.05

0.20

±

0.04

2.20 Max

0.20

7.80

+ 0.30

–

1.42 Max

1.15

0° – 8°

1.27

*0.42

±

0.08

0.40

±

0.06

0.10

±

0.10

0.70

±

0.20

0.15

0.12

M

Hitachi Code

JEDEC

EIAJ

Weight (reference value)

FP-14DA

—

Conforms

0.23 g

*Dimension including the plating thickness

Base material dimension

More (Only the first 5 pages are displayed. Please Download Datasheet to view the full content.) >

HD74LS92RP Related Products

	HD74LS92RP	HD74LS92P	HD74LS92FP
Description	LS SERIES, ASYN NEGATIVE EDGE TRIGGERED 3-BIT UP DIVIDE BY 12 COUNTER, PDSO14, FP-14DN	LS SERIES, ASYN NEGATIVE EDGE TRIGGERED 3-BIT UP DIVIDE BY 12 COUNTER, PDIP14, DP-14	LS SERIES, ASYN NEGATIVE EDGE TRIGGERED 3-BIT UP DIVIDE BY 12 COUNTER, PDSO14, FP-14DA
Maker	Renesas Electronics Corporation	Renesas Electronics Corporation	Renesas Electronics Corporation
Parts packaging code	SOIC	DIP	SOIC
package instruction	SOP,	DP-14	SOP,
Contacts	14	14	14
Reach Compliance Code	compliant	compliant	unknown
Counting direction	UP	UP	UP
series	LS	LS	LS
JESD-30 code	R-PDSO-G14	R-PDIP-T14	R-PDSO-G14
length	8.65 mm	19.2 mm	10.06 mm
Load/preset input	YES	NO	YES
Logic integrated circuit type	DIVIDE BY 12 COUNTER	DIVIDE BY 12 COUNTER	DIVIDE BY 12 COUNTER
Operating mode	ASYNCHRONOUS	ASYNCHRONOUS	ASYNCHRONOUS
Number of digits	3	3	3
Number of functions	2	2	2
Number of terminals	14	14	14
Maximum operating temperature	75 °C	75 °C	75 °C
Minimum operating temperature	-20 °C	-20 °C	-20 °C
Package body material	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY
encapsulated code	SOP	DIP	SOP
Package shape	RECTANGULAR	RECTANGULAR	RECTANGULAR
Package form	SMALL OUTLINE	IN-LINE	SMALL OUTLINE
propagation delay (tpd)	50 ns	50 ns	50 ns
Certification status	Not Qualified	Not Qualified	Not Qualified
Maximum seat height	1.75 mm	5.06 mm	2.2 mm
Nominal supply voltage (Vsup)	5 V	5 V	5 V
surface mount	YES	NO	YES
technology	TTL	TTL	TTL
Temperature level	COMMERCIAL EXTENDED	COMMERCIAL EXTENDED	COMMERCIAL EXTENDED
Terminal form	GULL WING	THROUGH-HOLE	GULL WING
Terminal pitch	1.27 mm	2.54 mm	1.27 mm
Terminal location	DUAL	DUAL	DUAL
Trigger type	NEGATIVE EDGE	NEGATIVE EDGE	NEGATIVE EDGE
width	3.9 mm	7.62 mm	5.5 mm
minfmax	32 MHz	32 MHz	32 MHz
Is it lead-free?	Contains lead	Contains lead	-
Is it Rohs certified?	incompatible	incompatible	-
JESD-609 code	e0	e0	-
Peak Reflow Temperature (Celsius)	NOT SPECIFIED	NOT SPECIFIED	-
Terminal surface	Tin/Lead (Sn/Pb)	Tin/Lead (Sn/Pb)	-
Maximum time at peak reflow temperature	NOT SPECIFIED	NOT SPECIFIED	-

Recommended Resources

Signal input circuitb

Qianhe 100Hz signal frequency pulse charging electric bicycle battery circuit

Circuit B

FM demodulator

Digital control speed regulating circuit

TTL server control circuit diagram

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components