UPD44322321GF-A85 datasheet, PDF

Datasheet> All Categories > storage> storage> UPD44322321GF-A85

UPD44322321GF-A85: DescriptionCache SRAM, 1MX32, 8.5ns, CMOS, PQFP100, 14 X 20 MM, PLASTIC, LQFP-100; Categorystorage storage; File Size740KB，40 Pages; ManufacturerNEC Electronics

Download Datasheet Parametric View All

UPD44322321GF-A85 Overview

Cache SRAM, 1MX32, 8.5ns, CMOS, PQFP100, 14 X 20 MM, PLASTIC, LQFP-100

UPD44322321GF-A85 Parametric

Parameter Name	Attribute value
Is it lead-free?	Contains lead
Is it Rohs certified?	incompatible
Maker	NEC Electronics
Parts packaging code	QFP
package instruction	LQFP,
Contacts	100
Reach Compliance Code	compliant
ECCN code	3A991.B.2.A
Maximum access time	8.5 ns
Other features	FLOW-THROUGH ARCHITECTURE
JESD-30 code	R-PQFP-G100
JESD-609 code	e0
length	20 mm
memory density	33554432 bit
Memory IC Type	CACHE SRAM
memory width	32
Number of functions	1
Number of terminals	100
word count	1048576 words
character code	1000000
Operating mode	SYNCHRONOUS
Maximum operating temperature	70 °C
Minimum operating temperature
organize	1MX32
Package body material	PLASTIC/EPOXY
encapsulated code	LQFP
Package shape	RECTANGULAR
Package form	FLATPACK, LOW PROFILE
Parallel/Serial	PARALLEL
Peak Reflow Temperature (Celsius)	NOT SPECIFIED
Certification status	Not Qualified
Maximum seat height	1.7 mm
Maximum supply voltage (Vsup)	3.465 V
Minimum supply voltage (Vsup)	3.135 V
Nominal supply voltage (Vsup)	3.3 V
surface mount	YES
technology	CMOS
Temperature level	COMMERCIAL
Terminal surface	TIN LEAD
Terminal form	GULL WING
Terminal pitch	0.65 mm
Terminal location	QUAD
Maximum time at peak reflow temperature	NOT SPECIFIED
width	14 mm

Preview

Download Datasheet

View All

PRELIMINARY DATA SHEET

MOS INTEGRATED CIRCUIT

PD44322181, 44322321, 44322361

32M-BIT CMOS SYNCHRONOUS FAST SRAM

FLOW THROUGH OPERATION

Description

The

PD44322181 is a 2,097,152-word by 18-bit, the

PD44322321 is a 1,048,576-word by 32-bit and the

PD44322361 is a 1,048,576-word by 36-bit synchronous static RAM fabricated with advanced CMOS technology using

Full-CMOS six-transistor memory cell.

The

PD44322181,

PD44322321 and

PD44322361 integrate unique synchronous peripheral circuitry, 2-bit burst

counter and output buffer as well as SRAM core. All input registers are controlled by a positive edge of the single clock

input (CLK).

The

PD44322181,

PD44322321 and

PD44322361 are suitable for applications which require synchronous operation,

high speed, low voltage, high density and wide bit configuration, such as buffer memory.

ZZ has to be set LOW at the normal operation. When ZZ is set HIGH, the SRAM enters Power Down State (“Sleep”). In

the “Sleep” state, the SRAM internal state is preserved. When ZZ is set LOW again, the SRAM resumes normal operation.

The

PD44322181,

PD44322321 and

PD44322361 are packaged in 100-pin PLASTIC LQFP with a 1.4 mm package

thickness or 165-pin PLASTIC FBGA for high density and low capacitive loading.

Features

•

3.3 V or 2.5 V core supply

•

Synchronous operation

•

Operating temperature : T

= 0 to 70 °C (-A65, -A75, -A85, -C75, -C85)

= –40 to +85 °C (-A65Y, -A75Y, -A85Y, -C75Y, -C85Y)

•

Internally self-timed write control

•

Burst read / write : Interleaved burst and linear burst sequence

•

Fully registered inputs for flow through operation

•

All registers triggered off positive clock edge

•

3.3 V or 2.5 V LVTTL Compatible : All inputs and outputs

•

Fast clock access time : 6.5 ns (133 MHz), 7.5 ns (117 MHz), 8.5 ns (100 MHz)

•

Asynchronous output enable : /G

•

Burst sequence selectable : MODE

•

Sleep mode : ZZ (ZZ = Open or Low : Normal operation)

•

Separate byte write enable : /BW1 to /BW4, /BWE (

PD44322321,

PD44322361)

/BW1, /BW2, /BWE (

PD44322181)

Global write enable : /GW

•

Three chip enables for easy depth expansion

•

Common I/O using three state outputs

The information in this document is subject to change without notice. Before using this document, please

confirm that this is the latest version.

Not all products and/or types are available in every country. Please check with NEC Electronics sales

representative for availability and additional information.

Document No. M16026EJ1V0DS00 (1st edition)

Date Published December 2002 NS CP(K)

Printed in Japan

The mark

shows major revised points.

2002

Recommended Resources

Mechanical electric shock switch value conversion circuit a

Power supply circuit with phase sequence protection

CNC digital display stabilized power supply circuit

Two-input transistor NOR gate circuit

HCPL2052 type optocoupler/optical isolation circuit-schematic diagram

Audio signal generator with low output resistance

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components