EEWORLDEEWORLDEEWORLD

Part Number

Search

1808A102CXAAT

Description
CAPACITOR, CERAMIC, MULTILAYER, 50 V, C0G, 0.0001 uF, SURFACE MOUNT, 0603
CategoryPassive components   
File Size166KB,15 Pages
ManufacturerVishay
Websitehttp://www.vishay.com
Download Datasheet Parametric View All

1808A102CXAAT Overview

CAPACITOR, CERAMIC, MULTILAYER, 50 V, C0G, 0.0001 uF, SURFACE MOUNT, 0603

1808A102CXAAT Parametric

Parameter NameAttribute value
Maximum operating temperature125 Cel
Minimum operating temperature-55 Cel
negative deviation5 %
positive deviation5 %
Rated DC voltage urdc50 V
Processing package descriptionCHIP, GREEN
Lead-freeYes
EU RoHS regulationsYes
stateACTIVE
terminal coatingMATTE TIN OVER NICKEL
Installation featuresSURFACE MOUNT
Manufacturer SeriesVJ
size code0603
capacitance1.00E-4 uF
packaging shapeRECTANGULAR PACKAGE
Capacitor typeCERAMIC
Terminal shapeWRAPAROUND
Temperature Coefficient30ppm/Cel
Temperature characteristic codeC0G
multi-layerYes
VJ Commercial Series
www.vishay.com
Vishay Vitramon
Surface Mount Multilayer Ceramic Chip Capacitors
for Commercial Applications
FEATURES
• C0G (NP0) and X7R/X5R dielectrics offered
• C0G (NP0) is an ultra-stable dielectric
offering a very low Temperature Coefficient
of Capacitance (TCC)
• C0G (NP0) offers low dissipation
• Excellent aging characteristics
• Ideal for decoupling and filtering (X7R)
• Ideal for surge suppression and high voltage
applications
• Wide range of case sizes, voltage ratings and capacitance
values
• Wet build process
• Reliable Noble Metal Electrode (NME) system
• Material categorization: For definitions of compliance
please see
www.vishay.com/doc?99912
APPLICATIONS
Timing and tuning circuits
Sensor and scanner applications
Decoupling and filtering
Surge suppression
ELECTRICAL SPECIFICATIONS
C0G (NP0) DIELECTRIC
GENERAL SPECIFICATION
Note
Electrical characteristics at + 25 °C unless otherwise specified
X5R, X7R DIELECTRIC
GENERAL SPECIFICATION
Note
Electrical characteristics at + 25 °C unless otherwise specified
Operating Temperature:
- 55 °C to + 150 °C
(above + 125 °C changed characteristics)
Capacitance Range:
1 pF to 56 nF
Voltage Range
:
25 V
DC
to 1000 V
DC
Temperature Coefficient of Capacitance (TCC):
0 ppm/°C ± 30 ppm/°C from - 55 °C to + 125 °C
Dissipation Factor (DF):
0.1 % maximum at 1.0 V
RMS
and
1 MHz for values
1000 pF
0.1 % maximum at 1.0 V
RMS
and
1 kHz for values > 1000 pF
Insulating Resistance:
At + 25 °C 100 000 M min. or 1000
F
whichever is less
At + 125 °C 10 000 M min. or 100
F
whichever is less
Aging Rate
:
0 % maximum per decad
e
Dielectric Strength Test:
Performed per method 103 of EIA 198-2-E
Applied test voltages
200 V
DC
-rated:
250 % of rated voltage
500 V
DC
-rated:
200 % of rated voltage
150 % of rated voltage
630 V
DC
,1000 V
DC
-rated:
Operating Temperature:
- 55 °C to + 150 °C
(X5R above + 85 °C changed characteristics)
(X7R above + 125 °C changed characteristics)
Capacitance Range
:
120 pF to 6.8 μF
Voltage Range
:
10 V
DC
to 1000 V
DC
Temperature Coefficient of Capacitance (TCC):
X5R: ± 15 % from - 55 °C to + 85 °C, with 0 V
DC
applied
X7R: ± 15 % from - 55 °C to + 125 °C, with 0 V
DC
applied
Dissipation Factor (DF):
10 V ratings: 5 % maximum at 1.0 V
RMS
and 1 kHz
16 V/25 V ratings: 3.5 % maximum at 1.0 V
RMS
and 1 kHz
> 25 V ratings: 2.5 % maximum at 1.0 V
RMS
and 1 kHz
Insulating Resistance:
At + 25 °C 100 000 M min. or 1000
F
whichever is less
At + 125 °C 10 000 M min. or 100
F
whichever is less
Aging Rate
:
1 % maximum per decade
Dielectric Strength Test:
Performed per method 103 of EIA 198-2-E.
Applied test voltages
250 V
DC
-rated:
250 % of rated voltage
min. 150 % of rated voltage
500 V
DC
-rated:
630 V
DC
, 1000 V
DC
-rated:
150 % of rated voltage
Revision: 06-May-13
Document Number: 45199
1
For technical questions, contact:
mlcc@vishay.com
THIS DOCUMENT IS SUBJECT TO CHANGE WITHOUT NOTICE. THE PRODUCTS DESCRIBED HEREIN AND THIS DOCUMENT
ARE SUBJECT TO SPECIFIC DISCLAIMERS, SET FORTH AT
www.vishay.com/doc?91000
LVDS transceiver problem,
I used the 2 pairs of I/O pins on the board as the LVDS transceiver (that is, self-transmitting and self-receiving), and used the 50MHZ on the board as the LVDS transceiver clock. However, there was a...
eeleader FPGA/CPLD
How did you draw this circuit diagram?
The pictures drawn with DXP are divided into several parts. How to draw the whole picture?...
白丁 PCB Design
Another Shenzhen "Penguin" failed to survive the "Internet Winter"
On September 7, 1999, five young people founded Blue Dot Software Technology (Shenzhen) Co., Ltd. in Huaqiangbei SEG Industrial Park. Later, Blue Dot was listed on the U.S. OTC Market, with a market v...
张无忌1987 Talking
Solutions to LM3S9000 Series C1 Version Programming and Simulation Problems
Today I saw some netizens in the group looking for this information, so I uploaded it to see if anyone needs it....
fengzhang2002 Microcontroller MCU
800*480 vertical screen display wince touch calibration
I use a QQ2440V3 board with a 800*480 7-inch screen. I successfully changed the display to vertical display by adjusting the display driver parameters, but the touch effect has become very poor. The c...
xmmant Embedded System
Reliability Design of PCB Board for High-speed DSP System
[b]Introduction[/b] Due to the rapid development of microelectronics technology, digital electronic systems composed of IC chips are developing rapidly in the direction of large scale, small size and ...
黑衣人 PCB Design

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2016  548  961  2342  999  41  12  20  48  21 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号