EEWORLDEEWORLDEEWORLD

Part Number

Search

4118R-3-R2

Description
Thick Film Molded DIPs Superior package integrity Dual Terminator Resistor Networks
File Size215KB,2 Pages
ManufacturerBourns
Websitehttp://www.bourns.com
Download Datasheet Compare View All

4118R-3-R2 Overview

Thick Film Molded DIPs Superior package integrity Dual Terminator Resistor Networks

*R
oH
VE S C O
AV R M
AI SIO PL
LA N IA
BL S NT
E
Features
RoHS compliant* versions available (see
How to Order “Termination” option)
Compatible with automatic insertion
equipment
Superior package integrity
Now available with improved tolerance
to ±0.5 %
For information on specific applications,
download Bourns’ application notes:
DRAM Applications
Dual Terminator Resistor Networks
R/2R Ladder Networks
SCSI Applications
Product Characteristics
Resistance Range
.................... 10 ohms to 10 megohms
Maximum Operating Voltage .........100 V
Temperature Coefficient of Resistance
50
Ω
to 2.2 MΩ...............±100 ppm/°C
below 50
Ω
.....................±250 ppm/°C
above 2.2 MΩ.................±250 ppm/°C
TCR Tracking.........................50 ppm/°C
maximum; equal values
Resistor Tolerance ............... See circuits
Operating Temperature
................................-55 °C to +125 °C
Insulation Resistance
................ 10,000 megohms minimum
Dielectric Withstanding Voltage
...........................................200 VRMS
Lead Solderability .....Meet requirements
of MIL-STD-202 Method 208
Environmental Characteristics
TESTS PER MIL-STD-202 ...... ∆R MAX.
Short Time Overload..................±0.25 %
Load Life ....................................±1.00 %
Moisture Resistance ..................±0.50 %
Resistance to Soldering Heat
...............................................±0.25 %
Terminal Strength ......................±0.25 %
Thermal Shock ..........................±0.25 %
Physical Characteristics
Flammability ........ Conforms to UL94V-0
Lead Frame Material
.........................Copper, solder coated
Body Material.................. Novolac epoxy
How To Order
WATTS
41 14 R - 1 - 152 __ __
Model
(41 = Molded DIP)
Number of Pins
Physical Configuration
(R = Thick Film Low Profile)
Electrical Configuration
• 1 = Isolated
• 2 = Bussed
• 3 = Dual Terminator
Resistance Code
• First 2 digits are significant
• Third digit represents the
number of zeros to follow.
Resistance Tolerance
• Blank = ±2 % (see “Resistance Tolerance”
on next page for resistance range)
• F = ±1 % (100 ohms - 1 megohm)
• D = ±0.5 % (100 ohms - 1 megohm)
Terminations
• LF = Tin-plated (RoHS compliant version)
• Blank = Tin/Lead-plated
Consult factory for other available options.
1
R–
16 40
41 120 C11
4100R Series - Thick Film Molded DIPs
Package Power Temp. Derating Curve
Product Dimensions
4.00
PIN #1 REF.
3.50
3.00
2.50
2.00
1.50
1.00
.50
.89 .25
(.035 .010)
TYP.
2.54 .25
(.100 .010*)
TYP.
NON-ACCUM.
8.40
MAX.
(.331)
3.43 + .38/ - .25.
(135 + .015/ - .010)
27.05
MAX.
(1.065)
24.51
MAX.
(.965)
21.97
MAX.
(.865)
19.43
MAX.
(.765)
4120R
4118R
4116R
4114R
4108R
11.81
MAX.
(.465)
4.57 + .12/ - .28
(.180 + .005/ - .007)
2.03 .12
(.080 .005)
0
25
70
125
AMBIENT TEMPERATURE (
°
C )
1.65 + .12/ - .07
(.065 + .005/ - .003)
.438
(.019
.050
TYP.
.002)
Package Power Rating at 70 °C
4108R .....................................1.69 watts
4114R .....................................2.00 watts
4116R .....................................2.25 watts
4118R .....................................2.50 watts
4120R .....................................2.80 watts
Typical Part Marking
Represents total content. Layout may
vary.
PART
NUMBER
PIN ONE
INDICATOR
MANUFACTURER'S
TRADEMARK
4116R-1-
120
CYYWW
7.87 .25
(.310 .010)
TO OUTSIDE
WHEN PINS
ARE PARALLEL
.254 .050
(.010 .002)
8.64 .50
(.340 .020)
6.71 .10
(.260 + .005)
(.260
- .000)
Governing dimensions are in metric. Dimensions in parentheses
are inches and are approximate.
*Terminal centerline to centerline measurements made at point of
emergence of the lead from the body.
CIRCUIT
RESISTANCE
CODE
DATE CODE
COUNTRY OF MANUFACTURE
(C = COSTA RICA)
For Standard Values Used in
Capacitors, Inductors, and Resistors,
click here.
*RoHS Directive 2002/95/EC Jan. 27, 2003 including annex and RoHS Recast 2011/65/EU June 8, 2011.
Specifications are subject to change without notice.
Customers should verify actual device performance in their specific applications.

4118R-3-R2 Related Products

4118R-3-R2 4108R-3-R1 4108R-3-R2 4114R-3-R1 4114R-3-R2 4116R-3-R1 4116R-3-R2 4118R-3-R1 4120R-3-R1 4120R-3-R2
Description Thick Film Molded DIPs Superior package integrity Dual Terminator Resistor Networks Thick Film Molded DIPs Superior package integrity Dual Terminator Resistor Networks Thick Film Molded DIPs Superior package integrity Dual Terminator Resistor Networks Thick Film Molded DIPs Superior package integrity Dual Terminator Resistor Networks Thick Film Molded DIPs Superior package integrity Dual Terminator Resistor Networks Thick Film Molded DIPs Superior package integrity Dual Terminator Resistor Networks Thick Film Molded DIPs Superior package integrity Dual Terminator Resistor Networks Thick Film Molded DIPs Superior package integrity Dual Terminator Resistor Networks Thick Film Molded DIPs Superior package integrity Dual Terminator Resistor Networks Thick Film Molded DIPs Superior package integrity Dual Terminator Resistor Networks
How to evaluate the low power consumption of FPGA?
Recently, everyone is analyzing the data on FPGA low power consumption.I'll join in the fun,Let’s discuss with you how to define low power consumption of FPGA.To be honest, I didn’t pay much attention...
wstt FPGA/CPLD
Analysis of the "Signal" topic in the National College Student Electronics Contest
1. Previous " Signal Source " Competition Topics In the 11th National Undergraduate Electronic Design Competition, there were only five signal source questions [ 1] : ①Signal Generator (8th session , ...
宋元浩 Electronics Design Contest
Matlab Lesson 4 - Polynomial Arrays
Setting ranges and drawing! [[i] This post was last edited by gaoxiao on 2009-6-12 14:20 [/i]]...
gaoxiao Microcontroller MCU
Xilinx clock management
Hello everyone! How do you manage the clock in ise?...
applelonger FPGA/CPLD
Find the right solution
Hello everyone, I am looking for an ARM solution, Ubuntu system, CPU can be 6410 or other, need a full set of information, preferably a ready-made solution, which can be used with a little modificatio...
tryagain1 Linux and Android
I have just started learning Cadence Virtuoso and found that as long as the schematic diagram appears in the parallel inductor simulation, an error will be reported.
I have just started learning Cadence Virtuoso, and I found that whenever there is a parallel inductor simulation in the schematic diagram, it will report an error that the parallel inductor forms a sh...
非标准理工男 Analog electronics

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2679  2827  1483  2926  2562  54  57  30  59  52 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号