PA7140T-20 datasheet, PDF - EEWORLD Datasheet

EEWORLDEEWORLD

Datasheet

Datasheet> All Categories > Programmable logic devices> Programmable logic> PA7140T-20

Preview

PA7140T-20: DescriptionEE PLD, 20ns, CMOS, PDIP40, 0.600 INCH, PLASTIC, DIP-40; CategoryProgrammable logic devices Programmable logic; File Size272KB，6 Pages; ManufacturerIntegrated Circuit Systems（IDT ）

Download Datasheet Parametric Compare View All

PA7140T-20 Overview

EE PLD, 20ns, CMOS, PDIP40, 0.600 INCH, PLASTIC, DIP-40

PA7140T-20 Parametric

Parameter Name	Attribute value
Is it Rohs certified?	incompatible
Maker	Integrated Circuit Systems（IDT ）
Parts packaging code	DIP
package instruction	DIP, DIP40,.6
Contacts	40
Reach Compliance Code	unknown
Other features	24 MACROCELLS; 2 EXTERNAL CLOCKS; SHARED INPUT/CLOCK
maximum clock frequency	45.4 MHz
JESD-30 code	R-PDIP-T40
JESD-609 code	e0
length	52.07 mm
Dedicated input times	12
Number of I/O lines	24
Number of entries	38
Output times	24
Number of terminals	40
Maximum operating temperature	70 °C
Minimum operating temperature
organize	12 DEDICATED INPUTS, 24 I/O
Output function	MACROCELL
Package body material	PLASTIC/EPOXY
encapsulated code	DIP
Encapsulate equivalent code	DIP40,.6
Package shape	RECTANGULAR
Package form	IN-LINE
power supply	5 V
Programmable logic type	EE PLD
propagation delay	20 ns
Certification status	Not Qualified
Maximum seat height	3.81 mm
Maximum supply voltage	5.25 V
Minimum supply voltage	4.75 V
Nominal supply voltage	5 V
surface mount	NO
technology	CMOS
Temperature level	COMMERCIAL
Terminal surface	Tin/Lead (Sn/Pb)
Terminal form	THROUGH-HOLE
Terminal pitch	2.54 mm
Terminal location	DUAL
width	15.24 mm

PA7140T-20 Preview

More (Only the first 5 pages are displayed. Please Download Datasheet to view the full content.) >

PA7140T-20 Related Products

	PA7140T-20	PA7140T-25	PA7140TI-25
Description	EE PLD, 20ns, CMOS, PDIP40, 0.600 INCH, PLASTIC, DIP-40	EE PLD, 25ns, CMOS, PDIP40, 0.600 INCH, PLASTIC, DIP-40	EE PLD, 25ns, CMOS, PDIP40, 0.600 INCH, PLASTIC, DIP-40
Is it Rohs certified?	incompatible	incompatible	incompatible
Maker	Integrated Circuit Systems（IDT ）	Integrated Circuit Systems（IDT ）	Integrated Circuit Systems（IDT ）
Parts packaging code	DIP	DIP	DIP
package instruction	DIP, DIP40,.6	DIP, DIP40,.6	DIP, DIP40,.6
Contacts	40	40	40
Reach Compliance Code	unknown	unknown	unknown
Other features	24 MACROCELLS; 2 EXTERNAL CLOCKS; SHARED INPUT/CLOCK	24 MACROCELLS; 2 EXTERNAL CLOCKS; SHARED INPUT/CLOCK	24 MACROCELLS; 2 EXTERNAL CLOCKS; SHARED INPUT/CLOCK
maximum clock frequency	45.4 MHz	35.7 MHz	35.7 MHz
JESD-30 code	R-PDIP-T40	R-PDIP-T40	R-PDIP-T40
JESD-609 code	e0	e0	e0
length	52.07 mm	52.07 mm	52.07 mm
Dedicated input times	12	12	12
Number of I/O lines	24	24	24
Number of entries	38	38	38
Output times	24	24	24
Number of terminals	40	40	40
Maximum operating temperature	70 °C	70 °C	85 °C
organize	12 DEDICATED INPUTS, 24 I/O	12 DEDICATED INPUTS, 24 I/O	12 DEDICATED INPUTS, 24 I/O
Output function	MACROCELL	MACROCELL	MACROCELL
Package body material	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY
encapsulated code	DIP	DIP	DIP
Encapsulate equivalent code	DIP40,.6	DIP40,.6	DIP40,.6
Package shape	RECTANGULAR	RECTANGULAR	RECTANGULAR
Package form	IN-LINE	IN-LINE	IN-LINE
power supply	5 V	5 V	5 V
Programmable logic type	EE PLD	EE PLD	EE PLD
propagation delay	20 ns	25 ns	25 ns
Certification status	Not Qualified	Not Qualified	Not Qualified
Maximum seat height	3.81 mm	3.81 mm	3.81 mm
Maximum supply voltage	5.25 V	5.25 V	5.5 V
Minimum supply voltage	4.75 V	4.75 V	4.5 V
Nominal supply voltage	5 V	5 V	5 V
surface mount	NO	NO	NO
technology	CMOS	CMOS	CMOS
Temperature level	COMMERCIAL	COMMERCIAL	INDUSTRIAL
Terminal surface	Tin/Lead (Sn/Pb)	Tin/Lead (Sn/Pb)	Tin/Lead (Sn/Pb)
Terminal form	THROUGH-HOLE	THROUGH-HOLE	THROUGH-HOLE
Terminal pitch	2.54 mm	2.54 mm	2.54 mm
Terminal location	DUAL	DUAL	DUAL
width	15.24 mm	15.24 mm	15.24 mm

Recommended Resources

How to select filter capacitors in power supply design

SPI interface and microcontroller interface principle circuit diagram

Motorola V690 circuit diagram

Cycle counter display

Changing an ordinary telephone into a coin-operated telephone circuit diagram

TA7769P power amplifier circuit

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components