EEWORLDEEWORLDEEWORLD

Part Number

Search

ICE-940-TGT

Description
IC Socket, DIP40, 40 Contact(s)
CategoryThe connector    socket   
File Size211KB,2 Pages
ManufacturerSAMTEC
Websitehttp://www.samtec.com/
Download Datasheet Parametric View All

ICE-940-TGT Overview

IC Socket, DIP40, 40 Contact(s)

ICE-940-TGT Parametric

Parameter NameAttribute value
MakerSAMTEC
Reach Compliance Codeunknown
ECCN codeEAR99
Device slot typeIC SOCKET
Type of equipment usedDIP40
Shell materialEPOXY
Manufacturer's serial numberICE
Number of contacts40
Wireless chip faster than 5G is born
Even before 5G becomes popular, researchers are already moving toward 6G. The next generation of mobile communications may require Tbps speeds, which far exceeds the theoretical capacity of 10 Gbps un...
ohahaha RF/Wirelessly
What are the functions of these two diodes and which models should be selected?
This circuit converts the three-wire signal of the synchro into a 2V sin and cos signal acceptable to AD2S83. The upper one is the reference voltage input. What is the role of the diode here? Should t...
我爱一帆 Analog electronics
Error LNK1123 when using platform builder sysgen
Hello everyone, I used platformbuilder to compile the operating system given by the manufacturer and it was successful, but it only had an arm cpu. I added the emulator's cpu and switched to sysgen, b...
yattai Embedded System
Grid automation: a bright future for the rapid development of the power grid
Electric vehicles can power your home with a bidirectional charger. Smart meters can help you lower your water bill. Wireless sensors can detect a faulty transformer before the lights go out. The futu...
alan000345 TI Technology Forum
Can a 5V crystal oscillator be connected in series with a resistor for use with a 3.3V CPLD?
[i=s] This post was last edited by tcxz111 on 2016-12-13 09:36 [/i] The 5V crystal oscillator is used for the CAN controller. Due to timing reasons, it is hoped that the CPLD and the CAN controller ca...
tcxz111 FPGA/CPLD
An even number of NOT gates with a short delay prevents optimization issues
I want to ask, if I write a VHDL program that uses an even number of NOT gates to perform a short delay and then output, what is the statement that can be added to the synthesis constraint comment par...
eeleader FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2535  1794  1707  1779  2239  52  37  35  36  46 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号