530UA136M000DGR datasheet, PDF

Datasheet> All Categories > Passive components> oscillator> 530UA136M000DGR

530UA136M000DGR: DescriptionCMOS/TTL Output Clock Oscillator, 136MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

530UA136M000DGR Overview

CMOS/TTL Output Clock Oscillator, 136MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530UA136M000DGR Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
Reach Compliance Code	unknown
Other features	TAPE AND REEL
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	50%
JESD-609 code	e4
Manufacturer's serial number	530
Installation features	SURFACE MOUNT
Nominal operating frequency	136 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	CMOS/TTL
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	2.75 V
Minimum supply voltage	2.25 V
Nominal supply voltage	2.5 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

Single and Quad Channel Linear EML Driver Series, Did You Know?

12v/6A charging circuit with excellent charging curve and automatic circuit breaking

STK083 power amplifier circuit diagram

Single-phase motor forward/reverse control circuit

Voltage regulator circuit diagram to expand output current range a

TDA2004-20W audio power amplifier circuit

cc2430 serial port receiving program?: #define SET_MAIN_CLOCK_SOURCE(source) \ do { \ if(source) { \ CLKCON |= 0x40; /*RC*/ \ while(!(SLEEP&0X20)); /*Wait for stabilization*/ \ SLEEP |= 0x04; /*Turn off unused*/ \ } \ else { \ SLEEP &= ~0x...; momobt Embedded System

Summary of DSP boot mode / boot loader / power-on sequence / online upgrade and other issues: Device used: TI DSP C2000 2837X 1. DSP power-on process, boot mode and boot loader 1) dsp power-on sequence, For a dual-core system, its power-on startup sequence is as follows: After the system is re...; 火辣西米秀 DSP and ARM Processors

SMDK2410 Issues: I am running SMDK2410 (flash read/write has been modified) EBoot of CE5.0 on my development board. When I run to OEMPreDownload function, I print the debug information and find that it never runs to E...; wjialin Embedded System

EMI and High-Speed PCB Design: EMI and High-Speed PCB Design...; hepeng_2012 PCB Design

【Course Recommendation】+ Learn to use TM4C Launghpad step by step: The course I recommend is [font=黑体][size=4][color=red]"Learn to use TM4C Launchhpad step by step". The explanation of [/color][/size][/font]TM4C Launchhpad course is based on [color=#555555]Tiva C ser...; 歪三扎愣 Microcontroller MCU

About spwm: The formula for calculating spwm using the equal area method is: mark[k] = (unsigned int)(n1 - n2 * (cos(k * PI / nc) - cos((k + 1) * PI / nc))); How can we change the phase?...; sing146 Microcontroller MCU

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components