531DB90M0000DG datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Passive components> oscillator> 531DB90M0000DG

531DB90M0000DG: DescriptionCMOS/TTL Output Clock Oscillator, 90MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

531DB90M0000DG Overview

CMOS/TTL Output Clock Oscillator, 90MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

531DB90M0000DG Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
package instruction	ROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Code	unknown
Other features	TRAY
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	20%
JESD-609 code	e4
Manufacturer's serial number	531
Installation features	SURFACE MOUNT
Nominal operating frequency	90 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	CMOS/TTL
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	3.63 V
Minimum supply voltage	2.97 V
Nominal supply voltage	3.3 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

Differential bridge amplifier circuit diagram

Third order active filter

RTS766/RTS767 circuit-a

Transistor AC voltage regulator circuit

Voice controlled lighting circuit.gif

Temperature control circuit composed of time base 555

Issues during GPRS migration: Is PPP necessary?: I have just entered this industry and am a little unfamiliar with GPRS. When I tested it before, I used a PC to connect to the mobile phone module and dialed up with PPP, and was able to access the In...; ljz1023 Embedded System

How to switch between Chinese and English in Alitum Designer: If you are using Altium Designer, is your interface in English or Chinese? Do you need to switch between Chinese and English menus for your convenience? Compared with some other software, Altium Desig...; okhxyyo PCB Design

Beaglebone peripheral circuit ee_fpga_cape debugging record (Part 7) - ADS826: [size=5]Today I finished soldering the ADC circuit, and everything is working fine after debugging. I was relieved. [/size] [size=5]ADS826 is still easy to use. As long as you give it a clk, it will c...; chenzhufly DSP and ARM Processors

Under VMware virtual vxworks, when configuring make CPU=PENTIUM tool=gnu ln97xend.o cannot be generated, please help!: When using vmvare for virtual configuration, follow the steps to (2) and locate the C:\tornado2.2\target\src\drv\end directory, and run: make CPU=PENTIUM tool=gnu ln97xend.o In this step, I cannot gen...; sulaoshi Real-time operating system RTOS

MCU51 learning routine: ;==================================================== ; Simple running light;=================================================== ; ; [b][b]mcu[/b]51[/b]experimental board supporting learning routine; ...; cqycmc 51mcu

F2812 external data storage 5045 circuit, can not store after power failure: I just came into contact with F2812. There is a 5045 storage circuit in the circuit. It could store data when the power was off before. Now after the power is off, the value displayed when it is turne...; 沉默的12345 DSP and ARM Processors

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components