530AA612M000DGR datasheet, PDF

Datasheet> All Categories > Passive components> oscillator> 530AA612M000DGR

530AA612M000DGR: DescriptionLVPECL Output Clock Oscillator, 612MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

530AA612M000DGR Overview

LVPECL Output Clock Oscillator, 612MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530AA612M000DGR Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
Reach Compliance Code	unknown
Other features	TAPE AND REEL
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	50%
JESD-609 code	e4
Manufacturer's serial number	530
Installation features	SURFACE MOUNT
Nominal operating frequency	612 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVPECL
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	3.63 V
Minimum supply voltage	2.97 V
Nominal supply voltage	3.3 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

Single channel infrared remote control transmitter circuit bc

Pulse silent operation total protector circuit c

Spring-operated circuit breaker control, signaling circuit

Application circuit of HA1392

Novel and practical regulated power supply circuit, switching power supply circuit diagram

Circuit and turn-off waveform when two reverse blocking IGBTs are connected in reverse parallel

For newcomers who want to learn electronic technology: attitude+practice+root+time (let's call it APRT) Learning method (for those newcomers who are learning electronic technology)!The meaning of attitude, root, practice, and time need not be explained, r...; qiaoqiqo MCU

CC2640 Bluetooth 4.1 development board, official compatible board, welcome to use: Development Board Introduction This development board is a smaller version of CC2650DK. The onboard chip is CC2640. It contains all the peripherals related to CC2650DK, including: 128x64 pixels LCD sc...; rf_smart Wireless Connectivity

Brothers, please recommend a film about automatic gain control circuit (AGC), thank you.: My company has designed a voltage zero-crossing detection circuit. It needs to detect the zero point from a voltage between a few millivolts and a few volts with a frequency less than 1khz. I have bee...; caesar.song Analog electronics

Help: How to connect an external hard drive to a Spartan-605 FPGA: How to connect an external hard disk to Spartan-605 FPGA? It seems that there is no interface for connecting a hard disk on the development board of sp605. Please help! ! !...; wking1986 FPGA/CPLD

A Problem of Address Line Interconnection between 16-bit 80186 Microprocessor and 8-bit NVRAM: The interconnection between the 16-bit 80186 and the 8-bit NVRAM can only be done by connecting the address line A1 to its A0. The CPU's own A0 is not connected to the NVRAM. Does anyone know why?...; xxqqxxqq2211523 Embedded System

I'm a new member, and I want to use soc for a robotic arm project. Can you guys give me some advice?: I want to imitate a robot of the size of ABB IRB120. The servo is simply configured as a stepper, with an encoder closed-loop control. Most of the components are domestically made with good cost perfo...; FrozenBunny FPGA/CPLD

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components