531NB1333M00DG datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Passive components> oscillator> 531NB1333M00DG

531NB1333M00DG: DescriptionLVDS Output Clock Oscillator, 1333MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

531NB1333M00DG Overview

LVDS Output Clock Oscillator, 1333MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

531NB1333M00DG Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
package instruction	ROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Code	unknown
Other features	TRAY
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	20%
JESD-609 code	e4
Manufacturer's serial number	531
Installation features	SURFACE MOUNT
Nominal operating frequency	1333 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVDS
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	3.63 V
Minimum supply voltage	2.97 V
Nominal supply voltage	3.3 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

Multifunctional low-power RX130 32-bit microcontroller, do you know?

Do you know the STM32H7 MCU that uses Arm security architecture to improve protection performance?

Light-controlled road construction warning light circuit 2

Electric fence charger circuit diagram

High efficiency battery charger circuit

Computer motherboard circuit diagram 815 2_08

When burning the program, you mistakenly select "cold start" and the program can only be downloaded when P3.2/P3.3 is 0/0. Solution: When burning the program, you mistakenly select "cold start" and the program can only be downloaded when P3.2/P3.3 is 0/0, but your own program outputs a high level. You can short-circuit P3.2/P3.3, a...; 小东工程师 51mcu

Buy OBD source code: [i=s]This post was last edited by xiaowei1234 on 2020-3-4 15:14[/i]1. Source code of OBD communication based on STM32 2. Support CAN bus communication, K line communication, L line communication 3. Su...; xiaowei1234 Recruitment

Guidance on a problem related to composite fields in Galois fields!!!: I am currently working on a BCH decoder, and my boss requires me to use a table lookup method to replace the multiplier in the Galois Field. Since it is an m=14 Galois Field, the table needs more than...; eeleader FPGA/CPLD

Cortex-M3 USB module and SST25 series Flash storage: Cortex-M3 USB module and SST25 series Flash storage 1. The Cortex-M3 core LM3S37xx series microprocessors have built-in USB interfaces for Device/Host/OTG, which is very convenient. Generally, when us...; hansonhe Microcontroller MCU

51 has two 32K RAMs externally expanded. Now I can only access one. How can I access the other one?: I am using W77E58, and I have two 32K RAMs externally expanded. I use P3.4 as the chip select for both RAMs, but now I can only access one RAM. How can I access the other RAM?...; 二战幸存者 Embedded System

Dear bosses: How is ARM developed and used? Please explain in detail...: Now there are many businesses that make ARM development boards, they just make money by selling development boards. How much can they ship? Can they make target boards (that can be used on devices) fo...; sunbine ARM Technology

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components