530SB1105M00DG datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Passive components> oscillator> 530SB1105M00DG

530SB1105M00DG: DescriptionLVDS Output Clock Oscillator, 1105MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

530SB1105M00DG Overview

LVDS Output Clock Oscillator, 1105MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530SB1105M00DG Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
Reach Compliance Code	unknown
Other features	TRAY
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	20%
JESD-609 code	e4
Manufacturer's serial number	530
Installation features	SURFACE MOUNT
Nominal operating frequency	1105 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVDS
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	2.75 V
Minimum supply voltage	2.25 V
Nominal supply voltage	2.5 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

MAX1577V/MAX1577Z driving white LED circuit diagram

Multi-point control corridor light circuit

The three-phase four-wire active energy meter is connected to the circuit through two current transformers.

Pulse width regulator circuit diagram

±15V, 5V three output voltage stabilized power supply circuits

Computer motherboard circuit diagram 815 3_21

SPWM question, I don't know if it is correct to shift the modulation wave upward like this?: [i=s] 本帖最后由 Jacktang 于 2019-3-9 21:12 编辑 [/i][size=4][color=#000000][backcolor=white]ab=(p->Uab/p->Udref/2+0.5);//Uab的最大值为3000，具体是多少再说[/backcolor][/color][/size] [size=4][color=#000000][backcolor=whit...; Jacktang DSP and ARM Processors

A very boring question. When a voltage of 1V and 10,000V is applied to the two ends of a 1-meter-long wire, what material at the bottom determines the difference?: I have a very boring question. If a voltage of 1V or 10,000V is applied to both ends of a 1-meter-long wire, what materials at the bottom and their superposition produce a voltage of 1V or 10,000V?...; 深圳小花 MCU

SimpliciTI working mode study notes: [b][size=12pt][b][align=left]After the terminal device is powered on, it first completes the system initialization and registers the data receiving processing function with the bottom layer. In fact, ...; wateras1 RF/Wirelessly

Automatic RTS control of LPC11114: I feel this function is too smart. According to the explanation in the manual, /RTS will become effective again when the last trigger level is reached. If /RTS is used to switch the 485 communication ...; milan111 NXP MCU

51 Interrupt Problem: When a 51 MCU generates an interrupt, will it sample the interrupt source? For example, if 0 is interrupted, will it also sample the INT0 signal source?...; shiminghu Embedded System

Looking for Zhou Ligong ARM7 LPC2148 project template: Does anyone have it? Please send it to [url=mailto:350693971@qq.com]350693971@qq.com[/url] Thank you...; hitmz ARM Technology

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components