530DC902M000DG datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Passive components> oscillator> 530DC902M000DG

530DC902M000DG: DescriptionCMOS/TTL Output Clock Oscillator, 902MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

530DC902M000DG Overview

CMOS/TTL Output Clock Oscillator, 902MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530DC902M000DG Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
package instruction	ROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Code	unknown
Other features	TRAY
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	7%
JESD-609 code	e4
Manufacturer's serial number	530
Installation features	SURFACE MOUNT
Nominal operating frequency	902 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	CMOS/TTL
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	3.63 V
Minimum supply voltage	2.97 V
Nominal supply voltage	3.3 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

Wiring using broken wire fluorescent lamps a

The production of "Walkman" power connector 02

Overvoltage protection circuit diagram using CW136

Series stabilized power supply circuit diagram using TL431

The simplest adjustable duty cycle oscillator circuit diagram

AC 110v-DC 12V/8A switching power supply

Who has made a capacitive touch screen? How to program it?: Who has made a capacitive touch screen? How to program it?...; bingfo Embedded System

One camera has 7 crystals --- Hikvision network camera disassembly: I have disassembled some Sony and Samsung cameras before, so I took some pictures and posted them here: https://bbs.eeworld.com.cn/thread-1187180-1-1.html @dcexpert D replied to the thread and asked m...; littleshrimp Integrated technical exchanges

CCS3.3 patch installation issues: [align=left] When installing CCS_v3.3_SR11_81.6.2, the problem 2 in the attachment occurs; [/align] [align=left] When installing the floating point library setup_C28XFPU_CSP_v3.3.1207, the problem 1 i...; 合工大测控 DSP and ARM Processors

I saw a function and felt that the function it described might not be possible, so I would like to ask you for help.: [i=s]This post was last edited by Shenzhen Xiaohua on 2021-6-28 14:11[/i]I saw a function and felt that the function it described might not be possible, so I would like to ask you for help.#define TRU...; 深圳小花 MCU

[HC32F460 Development Board Review] NO.4 ThreadX Porting: Azure RTOS Family Bucket Microsoft 's acquisition of Express Logic in 2019 brought its ThreadX real-time operating system to Azure. Now known as Azure RTOS (open source homepage is https://github.com/...; yang377156216 Domestic Chip Exchange

Has anyone called CeRapiInvoke() in RAPI in C#? How is the function defined in its parameters? And how to get the return value? If anyone knows how to do it, please tell me or post a C# example. Thank you very much.: Has anyone called CeRapiInvoke() in RAPI in C#? How is the function in its parameters defined? And how to get the return value? If anyone knows how to do it, please tell me or post a C# example. Thank...; diyichen Embedded System

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components